IDiyas

For the Inventor, By the Inventor

Charlottesville, VA, United States of America

Brian Edward Foutz

USPTO Granted Patents = 20

Average Co-Inventor Count = 4.9

ph-index = 5

Forward Citations = 68(Granted Patents)


Location History:

  • Silver Spring, MD (US) (2011)
  • Endicott, NY (US) (2011)
  • Charlottesville, VA (US) (2016 - 2024)

Company Filing History:

goldMedal20 out of 2,542 
 
Cadence Design Systems, Inc.
 patents

Years Active: 2011-2025

Loading Chart...
20 patents (USPTO):Explore Patents
1. 12475288 - Clock-based test-point flop sharing in a circuit design (2025-11-18),
2. 12412014 - IC chip with IC design modification detection (2025-09-09),
3. 12307186 - Launch off shift process (2025-05-20),
4. 12007440 - Systems and methods for scan chain stitching (2024-06-11),
5. 11947887 - Test-point flop sharing with improved testability in a circuit design (2024-04-02),
6. 10955470 - Method to improve testability using 2-dimensional exclusive or (XOR) grids (2021-03-23),
7. 10775435 - Low-power shift with clock staggering (2020-09-15),
8. 10761131 - Method for optimally connecting scan segments in two-dimensional compression chains (2020-09-01),
9. 10551435 - 2D compression-based low power ATPG (2020-02-04),
10. 10331506 - SoC top-level XOR compactor design to efficiently test and diagnose multiple identical cores (2019-06-25),
11. 9817069 - Method and system for construction of a highly efficient and predictable sequential test decompression logic (2017-11-14),
12. 9817068 - Method and system for improving efficiency of sequential test compression using overscan (2017-11-14),
13. 9606179 - Method and system for improving efficiency of XOR-based test compression using an embedded serializer-deserializer (2017-03-28),
14. 9513335 - Method for using XOR trees for physically efficient scan compression and decompression logic (2016-12-06),
15. 9470756 - Method for using sequential decompression logic for VLSI test in a physically efficient construction (2016-10-18),

Title: The Innovations and Impact of Brian Edward Foutz

Introduction

Brian Edward Foutz, an accomplished inventor based in Charlottesville, VA, has made significant contributions to the field of technology through his innovative patents. With a total of 18 patents to his name, Foutz's work primarily focuses on enhancing electronic systems and methodologies.

Latest Patents

Foutz's latest patents exhibit his expertise in advanced electronic design. One notable patent is the "Launch Off Shift Process," which details a circuit module designed for a launch off shift operation. This invention includes a first flip-flop that receives a clock signal and a scan enable signal, along with a combinational logic circuit that interacts with these components. Additionally, his work on "Systems and Methods for Scan Chain Stitching" showcases his innovative approach to optimizing scan chain elements through strategic grouping and balancing, facilitating efficient test-path generation within electronic systems.

Career Highlights

Throughout his career, Foutz has continually pushed the boundaries of technology. He currently works at Cadence Design Systems, Inc., where he has been able to apply his inventive skills to enhance product offerings and drive innovation in electronic design automation.

Collaborations

Brian Edward Foutz has collaborated with fellow innovators Vivek Chickermane and Krishna Chakravadhanula. Together, they have fostered an environment of creativity and progress, contributing to advancements in electronic systems and design.

Conclusion

With 18 patents under his belt, Brian Edward Foutz stands out as a prominent figure in the realm of technological innovation. His work at Cadence Design Systems, Inc., along with his strategic collaborations, continues to influence the landscape of electronic design, paving the way for future advancements.

This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…