logo

For the Inventor, By the Inventor

Hsinchu, Taiwan

Yung-Fa Lin

This inventor holds 40 USPTO granted patents and 17 published patent applications, primarily in Power Semiconductor Devices. Top assignees: Anpec Electronics Corporation, Taiwan Semiconductor Manufacturing Comp. Ltd., Industrial Technology Research Institute. Active years: 1997-2015.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Yung-Fa Lin. Retrieved from https://idiyas.com/inventor/yung-fa-lin

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 40 

% Patents Active = 27.5

Average Co-Inventor Count = 2.1

ph-index = 8

Forward Citations = 225(Granted Patents)


Company Filing History:

goldMedal29 out of 386 
 
Anpec Electronics Corporation
 patents
silverMedal7 out of 42,926 
 
Taiwan Semiconductor Manufacturing Comp. Ltd.
 patents
bronzeMedal2 out of 9,308 
 
Industrial Technology Research Institute
 patents
4. 2 out of 269 
 
Powerchip Semiconductor Corporation
 patents
5. 1 out of 2,590 
 
Nan Ya Technology Corporation
 patents
6. 1 out of 106 
 
Powerchip Technology Corporation
 patents
7. 1 out of 358 
 
Promos Technologies, Inc
 patents
8. 1 out of 2,117 
 
Winbond Electronics Corporation
 patents
where one patent can have more than one assignee

Years Active: 1997-2015

Loading Chart...
Areas of Expertise:
Power Semiconductor Device
Super Junction
Trench Type Transistor
Miller Capacitance
Fabrication Method
Phase Change Memory
Vertical Via
Metal Pillar Via
Transistor Device
Semiconductor Device
Wafer Marking
Undercut Dielectric
40 patents (USPTO):Explore Patents
1. 9111770 - Power semiconductor device and fabrication method thereof (2015-08-18),
2. 9099321 - Method for fabricating power semiconductor device (2015-08-04),
3. 9029942 - Power transistor device with super junction (2015-05-12),
4. 8969952 - Semiconductor device with reduced miller capacitance and fabrication method thereof (2015-03-03),
5. 8963260 - Power semiconductor device and fabrication method thereof (2015-02-24),
6. 8940607 - Manufacturing method of trench type power transistor device with super junction (2015-01-27),
7. 8940606 - Method for fabricating trench type power transistor device (2015-01-27),
8. 8936990 - Manufacturing method of power transistor device with super junction (2015-01-20),
9. 8928070 - Trench type power transistor device with super junction (2015-01-06),
10. 8916438 - Method for fabricating trench type transistor (2014-12-23),
11. 8890253 - Semiconductor device (2014-11-18),
12. 8846489 - Method for forming trench isolation (2014-09-30),
13. 8835264 - Method for fabricating power semiconductor device (2014-09-16),
14. 8828822 - Method for fabricating semiconductor device with reduced Miller capacitance (2014-09-09),
15. 8790971 - Method of fabricating a super junction transistor (2014-07-29),

Title: Yung-Fa Lin: Pioneering Taiwanese Inventor

Introduction: Yung-Fa Lin is a distinguished inventor hailing from Hsinchu, Taiwan, known for his groundbreaking contributions to the field of technology and innovation.

Latest Patents: Yung-Fa Lin holds several patents in the areas of semiconductor technology, renewable energy, and telecommunications, showcasing his versatility and ingenuity in various domains.

Career Highlights: With a career spanning over three decades, Yung-Fa Lin has worked with leading tech companies in Taiwan, spearheading research and development projects that have led to significant advancements in the industry.

Collaborations: Throughout his career, Yung-Fa Lin has collaborated with top researchers, engineers, and scientists both locally and internationally, fostering a culture of innovation and knowledge exchange.

Conclusion: Yung-Fa Lin's relentless pursuit of innovation and his passion for pushing the boundaries of technology have solidified his reputation as a visionary inventor in the global tech community.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…