logo

For the Inventor, By the Inventor

Taipei, Taiwan

Chia-Ying Lee

USPTO Granted Patents = 56

Average Co-Inventor Count = 3.2

ph-index = 8

Forward Citations = 402(Granted Patents)

Forward Citations (Not Self Cited) = 362(Dec 10, 2025)


Inventors with similar research interests:


Location History:

  • Taichung, TW (2017)
  • New Taipei, TW (2014 - 2024)

Company Filing History:

goldMedal56 out of 40,927 
 
Taiwan Semiconductor Manufacturing Comp. Ltd.
 patents

Years Active: 2014-2025

Loading Chart...
Areas of Expertise:
Fin Field-Effect Transistor
Self-Aligned Interconnect
Double Patterning
Spacer Etching
Nano Wire Structure
Fine Line Space Resolution
Lithography Technology
Integrated Circuit Design
Self-Aligned Nanowire Formation
Multi-Patterning Method
Semiconductor Fabrication
High Performance Self Aligned Contacts
56 patents (USPTO):Explore Patents
1. 12389667 - Fin field-effect transistor device and method (2025-08-12),
2. 12381081 - Method of breaking through etch stop layer (2025-08-05),
3. 12040233 - Fin field-effect transistor device and method (2024-07-16),
4. 12009258 - Self-aligned interconnect with protection layer (2024-06-11),
5. 11923202 - Double patterning method (2024-03-05),
6. 11901180 - Method of breaking through etch stop layer (2024-02-13),
7. 11854820 - Spacer etching process for integrated circuit design (2023-12-26),
8. 11521857 - Cut first self-aligned litho-etch patterning (2022-12-06),
9. 11482426 - Double patterning method (2022-10-25),
10. 11276571 - Method of breaking through etch stop layer (2022-03-15),
11. 11177138 - Double patterning method (2021-11-16),
12. 11037789 - Cut last self-aligned litho-etch patterning (2021-06-15),
13. 10998228 - Self-aligned interconnect with protection layer (2021-05-04),
14. 10879129 - Self-aligned nanowire formation using double patterning (2020-12-29),
15. 10665467 - Spacer etching process for integrated circuit design (2020-05-26),

Title: Innovations and Contributions of Chia-Ying Lee in Semiconductor Technology

Introduction

Chia-Ying Lee is a prominent inventor based in New Taipei, Taiwan, recognized for his significant contributions to the field of semiconductor technology. With an impressive portfolio of 54 patents, he has played a vital role in advancing innovative solutions within the industry.

Latest Patents

Lee’s latest patents showcase his expertise in developing cutting-edge semiconductor devices. One noteworthy patent is the "Fin Field-Effect Transistor Device and Method," which details a sophisticated method for forming a semiconductor device. This method involves the formation of a metal gate structure over a fin that extends above a substrate, followed by a series of precise etching processes to ensure optimal performance and reliability. Another key patent is the "Self-Aligned Interconnect with Protection Layer," which outlines an integrated circuit structure that includes layered inter-dielectric components, gate stacks, and protective layers. This invention highlights his commitment to enhancing the durability and efficiency of semiconductor devices.

Career Highlights

Chia-Ying Lee is currently employed at Taiwan Semiconductor Manufacturing Company Ltd., a leader in semiconductor manufacturing. His extensive experience and innovative mindset have positioned him as a vital asset in the development of advanced technologies within the company.

Collaborations

Throughout his career, Lee has collaborated with esteemed colleagues such as Jyu-Horng Shieh and Ching-Feng Fu. These partnerships have facilitated the exchange of ideas and expertise, leading to groundbreaking advancements in semiconductor technologies.

Conclusion

Chia-Ying Lee's contributions to the semiconductor industry, evidenced by his numerous patents and collaborative efforts, underscore his role as a leading inventor. His innovative work continues to shape the future of technology, ensuring that he remains a pivotal figure in the realm of semiconductor development.

This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…