IDiyas

For the Inventor, By the Inventor

Tainan, Taiwan

Ze-Ming Wu

USPTO Granted Patents = 13 

Average Co-Inventor Count = 5.0

ph-index = 4

Forward Citations = 455(Granted Patents)


Location History:

  • Tainan, TW (2013 - 2017)
  • Hsinchu, TW (2020 - 2024)

Company Filing History:

goldMedal13 out of 40,635 
 
Taiwan Semiconductor Manufacturing Comp. Ltd.
 patents

Years Active: 2013-2025

Loading Chart...
13 patents (USPTO):
1. 12361199 - Integrated circuit layout generation method (2025-07-15),
2. 12093629 - Method of manufacturing semiconductor device and system for same (2024-09-17),
3. 11907636 - Integrated circuit layout generation method (2024-02-20),
4. 11681847 - Method of manufacturing semiconductor device and system for same (2023-06-20),
5. 11392749 - Integrated circuit layout generation method and system (2022-07-19),
6. 10846456 - Integrated circuit modeling methods and systems (2020-11-24),
7. 9582630 - System and method for creating hybrid resistance and capacitance (RC) netlist using three-dimensional RC extraction and 2.5 dimensional RC extraction (2017-02-28),
8. 9021412 - RC extraction methodology for floating silicon substrate with TSV (2015-04-28),
9. 8904337 - Semiconductor device design method, system and computer-readable medium (2014-12-02),
10. 8856710 - Tool and method for modeling interposer RC couplings (2014-10-07),
11. 8826213 - Parasitic capacitance extraction for FinFETs (2014-09-02),
12. 8707245 - Semiconductor device design method, system and computer-readable medium (2014-04-22),
13. 8607179 - RC extraction methodology for floating silicon substrate with TSV (2013-12-10),

Title: The Inventor Spotlight: Ze-Ming Wu

Introduction: Ze-Ming Wu, a prolific inventor from Tainan, Taiwan, is making waves in the world of semiconductor technology with his innovative patents and cutting-edge solutions.

Latest Patents:

1. Method of manufacturing semiconductor device and system for same: Ze-Ming Wu's method revolutionizes the storage and reuse of PC descriptions of layout cells, streamlining the process by leveraging predefined cells and PC descriptions stored in a database, ultimately enhancing efficiency and reducing the need for repetitive calculations.

2. Integrated circuit layout generation method and system: Wu's approach to generating a netlist of an IC device simplifies the process by incorporating gate region information, determining gate resistance values, and modifying the netlist accordingly, showcasing his expertise in integrated circuit design.

Career Highlights: With an impressive portfolio of 10 patents under his belt, Ze-Ming Wu has established himself as a key player in the semiconductor industry. He is currently contributing his talents to Taiwan Semiconductor Manufacturing Company Ltd., a prominent player in the global semiconductor market.

Collaborations: Wu thrives in collaborative environments, working alongside accomplished colleagues like Ke-Ying Su and Hsiao-Shu Chao. Together, they harness their collective expertise to push the boundaries of semiconductor innovation and drive technological advancements.

Conclusion: Ze-Ming Wu's dedication to innovation, coupled with his pioneering spirit and collaborative approach, positions him as a standout inventor in the field of semiconductor technology. His contributions are not only shaping the present but also laying the foundation for future advancements in the industry.

This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…