logo

For the Inventor, By the Inventor

Poughkeepsie, NY, United States of America

John Gerard Gaudiello

This inventor holds 29 USPTO granted patents and 1 EPO patent, primarily in CMOS Device Fabrication. Top assignees: International Business Machines Corporation, Dongbu Electronics, Co. Ltd., Jeol USA, Inc.. Active years: 1996-2022.

IDiyas Innovation Intelligence. (2026). Inventor Profile: John Gerard Gaudiello. Retrieved from https://idiyas.com/inventor/john-gerard-gaudiello

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 29

% Patents Active = 75.9

 

Average Co-Inventor Count = 4.0

ph-index = 10

Forward Citations = 955(Granted Patents)


Location History:

  • Apalachin, NY (US) (1996 - 2004)
  • Waterford, NY (US) (2010 - 2019)
  • Poughkeepsie, NY (US) (2000 - 2022)

Company Filing History:

goldMedal29 out of 166,351 
 
International Business Machines Corporation
 patents
silverMedal1 out of 836 
 
Dongbu Electronics, Co. Ltd.
 patents
bronzeMedal1 out of 10 
 
Jeol USA, Inc.
 patents
where one patent can have more than one assignee

Years Active: 1996-2022

Loading Chart...
Loading Chart...
Areas of Expertise:
CMOS Fabrication
Hybrid Substrates
Electron Holography
Nanosheet Transistors
Phase Change Memory
Printed Wiring Board
Wire Bonding
Electroless Gold Deposition
Damascene Interconnects
Copper Circuitization
Conductive Pad Preparation
29 patents (USPTO):Explore Patents
1. 11244869 - Fabrication of logic devices and power devices on the same substrate (2022-02-08),
2. 10943902 - Forming strained channels for CMOS device fabrication (2021-03-09),
3. 10756088 - Method and structure of forming strained channels for CMOS device fabrication (2020-08-25),
4. 10685886 - Fabrication of logic devices and power devices on the same substrate (2020-06-16),
5. 10593672 - Method and structure of forming strained channels for CMOS device fabrication (2020-03-17),
6. 10170548 - Integrated capacitors with nanosheet transistors (2019-01-01),
7. 9985097 - Integrated capacitors with nanosheet transistors (2018-05-29),
8. 7932167 - Phase change memory cell with vertical transistor (2011-04-26),
9. 7750406 - Design structure incorporating a hybrid substrate (2010-07-06),
10. 7699996 - Sidewall image transfer processes for forming multiple line-widths (2010-04-20),
11. 7651902 - Hybrid substrates and methods for forming such hybrid substrates (2010-01-26),
12. 7560692 - Method of TEM sample preparation for electron holography for semiconductor devices (2009-07-14),
13. 7214935 - Transmission electron microscopy sample preparation method for electron holography (2007-05-08),
14. 7015469 - Electron holography method (2006-03-21),
15. 7007378 - Process for manufacturing a printed wiring board (2006-03-07),

Title: An Insight into the Innovations of John Gerard Gaudiello

Introduction

John Gerard Gaudiello, based in Poughkeepsie, NY, is a prolific inventor with an impressive portfolio of 29 patents. His work primarily revolves around semiconductor technologies, showcasing his ability to innovate in complex manufacturing processes.

Latest Patents

Two of Gaudiello's latest inventions highlight his expertise in logic and power devices. The first patent, titled "Fabrication of Logic Devices and Power Devices on the Same Substrate," outlines a method of forming both types of devices on a single substrate. This method involves creating vertical fins and gate structures, enhancing device integration and efficiency. The second patent, "Forming Strained Channels for CMOS Device Fabrication," details a process for manufacturing semiconductor devices that incorporates strained semiconductor layers, further improving performance.

Career Highlights

Gaudiello's career has been marked by significant contributions to leading companies in the technology sector, including IBM and Jeol USA, Inc. His experiences in these organizations have provided him with invaluable insights and expertise, driving his innovative endeavors in semiconductor fabrication.

Collaborations

Throughout his career, Gaudiello has had the privilege of working alongside talented professionals such as Kangguo Cheng and Juntao Li. These collaborations have undoubtedly influenced his innovative approach and led to the advancement of several cutting-edge technologies in the semiconductor field.

Conclusion

John Gerard Gaudiello exemplifies the spirit of innovation within the realm of semiconductor technology. His 29 patents reflect his commitment to advancing industry standards and his profound understanding of complex fabrication methods. As he continues to develop new solutions, his work not only impacts the technology landscape but also inspires future inventors in the industry.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…