IDiyas

For the Inventor, By the Inventor

Portland, OR, United States of America

Jessica M Torres

USPTO Granted Patents = 13 

Average Co-Inventor Count = 8.8

ph-index = 2

Forward Citations = 7(Granted Patents)


Company Filing History:

goldMedal13 out of 54,664 
 
Intel Corporation
 patents

Years Active: 2019-2025

Loading Chart...
13 patents (USPTO):
1. 12266570 - Self-aligned interconnect structures and methods of fabrication (2025-04-01),
2. 11973143 - Source or drain structures for germanium N-channel devices (2024-04-30),
3. 11869894 - Metallization structures for stacked device connectivity and their methods of fabrication (2024-01-09),
4. 11869889 - Self-aligned gate endcap (SAGE) architectures without fin end gap (2024-01-09),
5. 11721724 - Quantum well stacks for quantum dot devices (2023-08-08),
6. 11430814 - Metallization structures for stacked device connectivity and their methods of fabrication (2022-08-30),
7. 11406972 - Activation of protected cross-linking catalysts during formation of dielectric materials (2022-08-09),
8. 11152254 - Pitch quartered three-dimensional air gaps (2021-10-19),
9. 11114530 - Quantum well stacks for quantum dot devices (2021-09-07),
10. 11024538 - Hardened plug for improved shorting margin (2021-06-01),
11. 10763347 - Quantum well stacks for quantum dot devices (2020-09-01),
12. 10529660 - Pore-filled dielectric materials for semiconductor structure fabrication and their methods of fabrication (2020-01-07),
13. 10388848 - Donor- or acceptor-based spin qubits with isotopically purified materials (2019-08-20),

Title: The Innovative Contributions of Jessica M Torres

Introduction

Jessica M Torres, based in Portland, Oregon, is a prominent inventor with an impressive portfolio of 13 patents. Her work primarily focuses on advancements in integrated circuit technologies, showcasing her innovative spirit and technical expertise within the industry.

Latest Patents

Among her latest patents, Jessica has developed methods for self-aligned interconnect structures and sources or drain structures for Germanium N-channel devices. The first patent details an integrated circuit interconnect structure that features a metallization level above a first device level. This structure incorporates a conductive cap with an alloy of metal, silicon, or germanium, enhancing the functionality of the interconnect. Additionally, her work on source or drain structures for Germanium N-channel devices highlights the design of integrated circuit structures with epitaxial structures that embed semiconductor layers, showcasing her ability to push the boundaries of semiconductor technology.

Career Highlights

Jessica is currently employed at Intel Corporation, where she contributes her expertise to the development of cutting-edge technologies in integrated circuits. Her role within a leading technology company reflects her achievements and the high regard in which she is held in the field of electronics and engineering.

Collaborations

Throughout her career at Intel, Jessica has collaborated with esteemed colleagues, including David J Michalak and Nicole K Thomas. These partnerships have undoubtedly enriched her work and fueled innovation, leading to significant advancements in integrated circuit technology.

Conclusion

Jessica M Torres stands as a remarkable figure in the world of innovation, with her groundbreaking patents influencing the realm of integrated circuits. Her dedication to enhancing technology through her inventions positions her as a key contributor to the future of semiconductor advancements.

This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…