Enter inventor name

Hiranmay Biswas

This inventor holds 30 USPTO granted patents, primarily in Integrated Circuit Design. Top assignee: Taiwan Semiconductor Manufacturing Comp. Ltd.. Active years: 2019-2024.

USPTO Granted Patents = 30

% Patents Active = 100.0

Average Co-Inventor Count = 4.0

ph-index = 3

Forward Citations = 35(Granted Patents)

Location History:

Hsinchu, TW (2020 - 2023)
Kolkata, IN (2019 - 2024)
Maslandapur, IN (2020 - 2024)

Company Filing History:

30 out of 42,810

Taiwan Semiconductor Manufacturing Comp. Ltd.

patents

Years Active: 2019-2024

Loading Chart...

Areas of Expertise:

Integrated Circuit

Semiconductor Device

Power Grid

Layout Generation

Dummy Pattern Conversion

IR Drop Reduction

Merged Pillar Structures

Conductive Grid

Standard-Cell-Adapted

PG-Aligned Cells

Inter-Cell Leakage

30 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 12067337 - Power grid, IC and method for placing power grid (2024-08-20),

2. 12019972 - Method and system of forming semiconductor device (2024-06-25),

3. 11908853 - Integrated circuit and method of generating integrated circuit layout (2024-02-20),

4. 11775725 - System and computer program product for integrated circuit design (2023-10-03),

5. 11727183 - Method of fabricating semiconductor device including standard-cell-adapted power grid arrangement (2023-08-15),

6. 11669671 - Semiconductor device including PG-aligned cells and method of generating layout of same (2023-06-06),

7. 11651136 - Method and system of forming semiconductor device (2023-05-16),

8. 11552068 - Integrated circuit and method of generating integrated circuit layout (2023-01-10),

9. 11347922 - Method of fabricating semiconductor device including standard-cell-adapted power grid arrangement (2022-05-31),

10. 11251124 - Power grid structures and method of forming the same (2022-02-15),

11. 11227093 - Method and system of forming semiconductor device (2022-01-18),

12. 11211327 - Via sizing for IR drop reduction (2021-12-28),

13. 11205032 - Integrated circuit design method, system and computer program product (2021-12-21),

14. 11157677 - Merged pillar structures and method of generating layout diagram of same (2021-10-26),

15. 11087063 - Method of generating layout diagram including dummy pattern conversion and system of generating same (2021-08-10),

Title: Hiranmay Biswas - Pioneering Inventor from Kolkata

Introduction: Hiranmay Biswas is a distinguished inventor hailing from Kolkata, India, known for his groundbreaking contributions to the field of technology and innovation.

Latest Patents: Biswas holds several patents in various technological domains, including artificial intelligence, renewable energy, and biotechnology, showcasing his versatility and ingenuity in inventing cutting-edge solutions.

Career Highlights: With a career spanning over two decades, Biswas has worked with renowned research institutions and leading technology companies, where he has spearheaded numerous projects that have revolutionized the industry.

Collaborations: Throughout his career, Biswas has collaborated with top scientists, engineers, and researchers from around the world, fostering a culture of innovation and knowledge exchange to drive progress in the field of technology.

Conclusion: Hiranmay Biswas stands as a visionary inventor whose relentless pursuit of innovation and commitment to excellence continue to inspire the next generation of inventors and shape the future of technology.

Profile summary based on public USPTO records.

Please report any incorrect information to [email protected]