logo

For the Inventor, By the Inventor

Singapore, Singapore

Semiconductor Technologies & Instruments Pte. Ltd.


USPTO Granted Patents = 35

% Expired Patents = 2.9


Forward Citations = 194

Loading Chart...
Loading Chart...

43 inventors (with patents filed for the assignee):

goldMedal Ajharali Amanullah (6 out of 11 patents)

silverMedal Rajiv Roy (6 out of 8 patents)

bronzeMedal Jian Ping Jin (5 out of 5 patents)

4.  Weerakiat Wahawisan (5 out of 5 patents)

5.  Lee Kwang Heng (4 out of 4 patents)

6.  Charles K Harris (4 out of 11 patents)

7.  Han Cheng Ge (3 out of 6 patents)

8.  Clyde Maxwell Guest (3 out of 6 patents)

9.  Paul Harris Hasten (3 out of 3 patents)

10.  Michael C Zemek (3 out of 3 patents)

11.  Jing Lin (2 out of 4 patents)

12.  Leng Kheam Lee (2 out of 2 patents)

13.  Sreenivas Rao (2 out of 4 patents)

14.  Tay Bok Her (2 out of 3 patents)

15.  Kok Weng Wong (2 out of 5 patents)


Core Competencies:
Wafer Inspection
Lead Calibration
Component Handling
3D Composite Imaging
Adaptive Lighting
High Speed Inspection
Film Frame Handling
Rotational Misalignment
Post-Seal Inspection
Integrated Circuit Inspection
Semiconductor Packages
Component Pane Handler

35 patents:

1. 12476130 - Component handler (2025-11-18),
2. 11887876 - Component handler (2024-01-30),
3. 10876975 - System and method for inspecting a wafer (2020-12-29),
4. 10504761 - Method system for generating 3D composite images of objects and determining object properties based thereon (2019-12-10),
5. 10475690 - Apparatus and method for automatically setting, calibrating and monitoring or measuring pickup head position and force during component pickup operations (2019-11-12),
6. 10312124 - Single ultra-planar wafer table structure for both wafers and film frames (2019-06-04),
7. 10262885 - Multifunction wafer and film frame handling system (2019-04-16),
8. 10161881 - System and method for inspecting a wafer (2018-12-25),
9. 10128140 - System and method for automatically correcting for rotational misalignment of wafers on film frames (2018-11-13),
10. 9863889 - System and method for inspecting a wafer (2018-01-09),
11. 9816938 - Apparatus and method for selectively inspecting component sidewalls (2017-11-14),
12. 9620398 - Apparatus for handling a semiconductor component (2017-04-11),
13. 9524897 - End handler for film and film frames and a method thereof (2016-12-20),
14. 8885918 - System and method for inspecting a wafer (2014-11-11),
15. 8834091 - System and method using multiple component pane handlers configured to handle and transfer component panes (2014-09-16),
Company Overview
Semiconductor Technologies & Instruments Pte. Ltd. is a Singapore-based company specializing in the development and manufacturing of advanced semiconductor equipment and solutions. The organization focuses on providing innovative technologies for the semiconductor industry, including tools for testing, measurement, and production processes. With a commitment to enhancing semiconductor performance and efficiency, the company plays a vital role in supporting the growing demands of electronics and technology sectors globally.
Profile summary synthesized from public USPTO records and patent filings.

logo

Company Badge

USPTO Data Jan 1 1976 - Oct 6 2026

35 Patents

#85 in

#85 in

#19,148 in the World

Singapore, SG
Singapore, Singapore

Semiconductor Technologies & Instruments Pte. Ltd.

Forward Citations = 194

43 inventors:

goldMedal Ajharali Amanullah (6 out of 11 patents)

silverMedal Rajiv Roy (6 out of 8 patents)

bronzeMedal Jian Ping Jin (5 out of 5 patents)

4.  Weerakiat Wahawisan (5 out of 5 patents)

5.  Lee Kwang Heng (4 out of 4 patents)

IDiyas Innovation Intelligence. (2026). Company Patent Portfolio: Semiconductor Technologies & Instruments Pte. Ltd.. Retrieved from https://idiyas.com/company/semiconductor-technologies-and-instruments

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…