For the Inventor, By the Inventor

Enter assignee name

San Jose, CA, United States of America

D2s, Inc.

USPTO Granted Patents = 121

EPO Patents = 3

Trademarks = 4

Forward Citations = 800

Loading Chart...

Loading Chart...

40 inventors (with patents filed for the assignee):

Akira Fujimura (101 out of 125 patents)

Harold Robert Zable (25 out of 27 patents)

Nagesh Shirali (20 out of 20 patents)

4. Kazuyuki Hagiwara (15 out of 15 patents)

5. Michael Tucker (15 out of 15 patents)

6. P Jeffrey Ungar (14 out of 40 patents)

7. Lance Glasser (12 out of 28 patents)

8. Ingo Bork (12 out of 12 patents)

9. Ryan Pearman (11 out of 12 patents)

10. Takashi Mitsuhashi (10 out of 28 patents)

11. William E Guthrie (9 out of 11 patents)

12. Robert C Pack (6 out of 9 patents)

13. Abhishek Shendre (5 out of 5 patents)

14. Anatoly Aadamov (5 out of 5 patents)

15. Shohei Matsushita (5 out of 8 patents)

Core Competencies:

Semiconductor Fabrication

Reticle Enhancement Technology

Charged Particle Beam Lithography

Pattern Formation

Dimensional Uniformity

Parasitic Modeling

Multi-Beam Lithography

Animation Generation

Feature Classification

Bias Correction

Design Modeling

Sub-Resolution Assist Features

121 patents: Sort by Forward Citations

1. 12499301 - Computing parasitic values for semiconductor designs (2025-12-16),

2. 12488175 - Methods and systems to determine parasitics for semiconductor or flat panel display fabrication (2025-12-02),

3. 12475283 - Generating and display an animation of a predicted overlap shape in an IC design (2025-11-18),

4. 12412017 - Methods for modeling of a design in reticle enhancement technology (2025-09-09),

5. 12387029 - Computing parasitic values for semiconductor designs (2025-08-12),

6. 12372864 - Methods and systems to determine shapes for semiconductor or flat panel display fabrication (2025-07-29),

7. 12340495 - Method for computational metrology and inspection for patterns to be manufactured on a substrate (2025-06-24),

8. 12340164 - Methods and systems for reticle enhancement technology of a design pattern to be manufactured on a substrate (2025-06-24),

9. 12287567 - Method and system for reticle enhancement technology (2025-04-29),

10. 12248242 - Methods and systems for reticle enhancement technology of a design pattern to be manufactured on a substrate (2025-03-11),

11. 12243712 - Method and system for determining a charged particle beam exposure for a local pattern density (2025-03-04),

12. 12019973 - Method for reticle enhancement technology of a design pattern to be manufactured on a substrate (2024-06-25),

13. 11972187 - Methods for modeling of a design in reticle enhancement technology (2024-04-30),

14. 11953824 - Method for reticle enhancement technology of a design pattern to be manufactured on a substrate (2024-04-09),

15. 11921420 - Method and system for reticle enhancement technology (2024-03-05),

D2S, Inc. is a leading technology company specializing in design-to-silicon (D2S) solutions for electronic devices. With expertise in semiconductor lithography techniques, D2S offers innovative software platforms and services that optimize photomask designs and enhance manufacturing processes. Their cutting-edge solutions enable semiconductor manufacturers to achieve higher yields, reduce costs, and accelerate time-to-market for advanced integrated circuits. For more information, visit their website.

This text is generated by artificial intelligence and may not be accurate.

Company Badge

USPTO Data Jan 1 1976 - Dec 23 2025

121 Patents

#91 in San Jose, CA

#708 in California

#3,063 in US

#6,401 in the World

San Jose, CA, United States of America

D2s, Inc.

Forward Citations = 800

40 inventors:

Akira Fujimura (101 out of 125 patents)

Harold Robert Zable (25 out of 27 patents)

Nagesh Shirali (20 out of 20 patents)

4. Kazuyuki Hagiwara (15 out of 15 patents)

5. Michael Tucker (15 out of 15 patents)

Please report any incorrect information to support@idiyas.com

Loading…