Sunnyvale, CA, United States of America

Satoshi Torii

This inventor holds 21 USPTO granted patents, primarily in Flash Memory Technology. Top assignees: Spansion LLC., Advanced Micro Devices Corporation, Fasl LLC. Active years: 2006-2013.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Satoshi Torii. Retrieved from https://idiyas.com/inventor/satoshi-torii-rgykv32b

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank

% Patents Active = 81.0

Average Co-Inventor Count = 2.0

ph-index = 6

Forward Citations = 112(Granted Patents)


Location History:

  • Mie, JP (2010 - 2012)
  • Sunnyvale, CA (US) (2006 - 2013)

Company Filing History:


Years Active: 2006-2013

Loading Chart...
Areas of Expertise:
Memory Array
Flash Memory
Programming Method
Protection Layer
Dual Bit Memory
SONOS Memory
Silicon Rich Layers
NAND Flash
Barrier Layer
Isolation Regions
Process Margins
Erasing Method
21 patents (USPTO):Explore Patents

Title: The Innovative Mind of Satoshi Torii: Pioneering Memory Technologies

Introduction

Satoshi Torii, based in Sunnyvale, California, has made significant contributions to the field of non-volatile memory technologies, with an impressive portfolio of 21 patents. His work focuses on enhancing memory arrays through innovative methods and apparatuses, which have the potential to revolutionize data storage solutions.

Latest Patents

Among his latest inventions is the patent titled "Apparatus and method for a memory array with shallow trench isolation regions between bit lines for increased process margins." This invention provides an advanced method for designing a non-volatile memory that includes arrays of memory cells featuring shallow trench isolation (STI) regions. These regions effectively separate bit lines, which in turn enhances process margins. The architecture allows for efficient organization of word and bit lines, ensuring optimal performance in data storage.

Another notable patent by Torii is the "Memory system with protection layer to cover the memory gate stack and methods for forming same." This invention pertains to a memory system that incorporates a protective layer around a memory gate stack, thereby safeguarding the charge trap layer over a semiconductor substrate. This innovation aims to improve the reliability and efficiency of memory systems in various applications.

Career Highlights

Satoshi Torii's career has been marked by significant roles in esteemed companies such as Spansion LLC and Advanced Micro Devices Corporation. His expertise in the field of memory technologies has earned him recognition among peers and industry leaders alike.

Collaborations

Throughout his career, Torii has collaborated with notable individuals, including coworkers Hidehiko Shiraiwa and Jaeyong Park. These collaborations have fostered an environment of innovation and creativity, leading to the development of groundbreaking technologies in the memory sector.

Conclusion

Satoshi Torii's contributions to the field of memory technology through his 21 patents emphasize his role as a key innovator. His latest inventions demonstrate a commitment to enhancing data storage solutions and reflect a deep understanding of the complexities involved in memory systems. Torii's ongoing work and collaborations continue to influence the industry, paving the way for future advancements in technology.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…