logo

For the Inventor, By the Inventor

Elgin, SC, United States of America

Rakesh B Jain

This inventor holds 55 USPTO granted patents and 5 published patent applications and 1 EPO patent, primarily in Optoelectronic Devices (CPC class H01L). Top assignee: Sensor Electronic Technology, Inc.. Active years: 2015-2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Rakesh B Jain. Retrieved from https://idiyas.com/inventor/rakesh-b-jain

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank
USPTO Granted Patents = 55 

% Patents Active = 96.4

 

Average Co-Inventor Count = 5.5

ph-index = 10

Forward Citations = 328(Granted Patents)

Forward Citations (Not Self Cited) = 212(Dec 10, 2025)


Inventors with similar research interests:


Location History:

  • Columbia, SC (US) (2015 - 2023)
  • Elgin, SC (US) (2023)

Company Filing History:

goldMedal55 out of 383 
 
Sensor Electronic Technology, Inc.
 patents

Years Active: 2015-2026

Loading Chart...
Loading Chart...
Areas of Expertise:
Optoelectronic Devices
Heterostructure
Semiconductor Layer
Group III Nitride
Epitaxy Technique
Modulation Doping
Stress Management
Compositional Inhomogeneities
Patterned Layer Design
Low Dislocation Density
Optical Loss Reduction
Semiconductor Compounds
55 patents (USPTO):Explore Patents
1. 12772615 - Multi-period patterned substrate (2026-10-20),
2. 12701828 - Dislocation reduction in semiconductor compounds (2026-08-04),
3. 12672390 - Device including a semiconductor layer with graded composition (2026-06-30),
4. 12300758 - Heterostructure including a semiconductor layer with graded composition (2025-05-13),
5. 12100779 - Optoelectronic device with reduced optical loss (2024-09-24),
6. 11830963 - Heterostructure including a semiconductor layer with graded composition (2023-11-28),
7. 11784280 - Optoelectronic device with reduced optical loss (2023-10-10),
8. 11611011 - Heterostructure including a semiconductor layer with graded composition (2023-03-21),
9. 11508871 - Heterostructure including a semiconductor layer with a varying composition (2022-11-22),
10. RE48943 - Group III nitride heterostructure for optoelectronic device (2022-02-21),
11. 10923623 - Semiconductor layer including compositional inhomogeneities (2021-02-16),
12. 10903391 - Optoelectronic device with modulation doping (2021-01-26),
13. 10804423 - Optoelectronic device with modulation doping (2020-10-13),
14. 10629770 - Semiconductor method having annealing of epitaxially grown layers to form semiconductor structure with low dislocation density (2020-04-21),
15. 10622515 - Patterned layer design for group III nitride layer growth (2020-04-14),

Title: The Innovative Journey of Rakesh B Jain

Introduction: Rakesh B Jain, a pioneering inventor hailing from Elgin, SC (US), has made significant contributions to the field of innovation through his groundbreaking work in various patents.

Latest Patents: Rakesh B Jain's recent patents include cutting-edge technologies in the fields of biotechnology, medical devices, and sustainable energy solutions, showcasing his versatility and forward-thinking approach.

Career Highlights: With a career spanning over two decades, Rakesh B Jain has established himself as a leading figure in the innovation landscape, with numerous patents that have revolutionized industries and improved the lives of many.

Collaborations: Throughout his career, Rakesh B Jain has collaborated with top research institutions, universities, and companies to bring his inventions to life, fostering a culture of innovation and excellence in the process.

Conclusion: Rakesh B Jain's relentless pursuit of innovation and his passion for creating impactful solutions have solidified his reputation as a visionary inventor, shaping the future of technology and leaving a lasting legacy in the world of inventions.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…