Kanagawa, Japan

Kenji Kasahara

This inventor holds 76 USPTO granted patents and 3 EPO patents, primarily in Semiconductor Manufacturing (CPC class H01L). Top assignees: Semiconductor Energy Laboratory Co., Ltd., Sumitomo Chemical Company, Limited, Sony Corporation. Active years: 1994-2020.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Kenji Kasahara. Retrieved from https://idiyas.com/inventor/kenji-kasahara

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile


% Patents Active = 51.3


Average Co-Inventor Count = 3.2

ph-index = 24

Forward Citations = 2,039(Granted Patents)

Forward Citations (Not Self Cited) = 1,912(Dec 10, 2025)


Inventors with similar research interests:


Location History:

  • Kanagawa-ken, JP (2004)
  • Ibaragi, JP (2007)
  • Atsugi, JP (2004 - 2009)
  • Kanagawa, JP (1994 - 2013)
  • Niihama, JP (2011 - 2014)
  • Tsukuba, JP (2004 - 2019)
  • Ibaraki, JP (2004 - 2020)

Company Filing History:


Years Active: 1994-2020

Loading Chart...
Loading Chart...
Areas of Expertise:
Semiconductor Device
Thin Film Transistor
Light Emitting Device
Manufacturing Method
Inspection Method
Laser Annealing
Organic Thin Film
Measurement Apparatus
Group III Nitride
Electronic Device
Substrate Processing
Active Element
76 patents (USPTO):Explore Patents

Title: Kenji Kasahara: Innovator in Semiconductor Technology

Introduction

Kenji Kasahara, an accomplished inventor based in Kanagawa, Japan, has made significant contributions to the field of semiconductor technology with a remarkable portfolio of 76 patents. His work primarily focuses on improving semiconductor wafers and related measurement methods, highlighting his impact on modern electronic manufacturing.

Latest Patents

Among Kenji's latest innovations is a patent concerning a semiconductor wafer and a method for inspecting the semiconductor wafer. This innovation includes a nitride crystal layer positioned on a silicon wafer, which features a reaction suppressing layer designed to inhibit reactions between silicon atoms and Group-III atoms. The design incorporates a stress generating layer to produce compressive stress and an active layer for electronic element formation. This innovative arrangement of layers not only enhances the performance of semiconductor wafers but also sets a new standard in the semiconductor industry.

Additionally, he has patented a measurement method for laminate substrates. This method features a three-layer construction, including a base substrate, an absorption layer, and a measurement-target layer. By employing incident light with wavelengths shorter than a threshold wavelength, this technique allows for the precise measurement of monolayers, an advancement that could revolutionize quality assurance in the manufacturing process.

Career Highlights

Kenji Kasahara's career has been marked by his tenure at prestigious companies such as Semiconductor Energy Laboratory Co., Ltd. and Sumitomo Chemical Company, Limited. His experience in these organizations has provided him with a robust platform to explore and innovate within the semiconductor sector, contributing greatly to advancements in the field.

Collaborations

Throughout his career, Kenji has collaborated with prominent figures in the industry, including Shunpei Yamazaki and Ritsuko Kawasaki. These collaborations have enabled him to leverage diverse expertise and insights, fostering innovation and pushing the boundaries of semiconductor technology further.

Conclusion

Kenji Kasahara stands out as a leading inventor in the semiconductor industry, with a substantial portfolio of patents that reflect his dedication to innovation and excellence. His latest advancements in semiconductor wafer technology and measurement methods underscore his impactful contributions, setting the stage for future progress in electronic manufacturing.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…