For the Inventor, By the Inventor

Enter inventor name

San Jose, CA, United States of America

John H Hall

USPTO Granted Patents = 18

Average Co-Inventor Count = 1.1

ph-index = 7

Forward Citations = 168(Granted Patents)

Location History:

Saratoga, CA (US) (1977 - 1982)
San Jose, CA (US) (1986 - 2000)

Company Filing History:

Micro Power Systems, Inc.

Linear Integrated Systems, Inc.

10 out of 832,680

Other

patents

Years Active: 1977-2000

Loading Chart...

18 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 6037618 - Intergrated field effect transistor device for high power and voltage (2000-03-14),

2. 5567969 - Compound modulated integrated transistor structure with reduced bipolar (1996-10-22),

3. 5556530 - Flat panel display having improved electrode array (1996-09-17),

4. 5528081 - High temperature refractory metal contact in silicon integrated circuits (1996-06-18),

5. 5365100 - Low voltage compound modulated integrated transistor structure (1994-11-15),

6. 5350711 - Method of fabricating high temperature refractory metal nitride contact (1994-09-27),

7. 5164812 - Conductance modulated integrated transistor structure with low drain (1992-11-17),

8. 5119160 - Clocked CBICMOS integrated transistor structure (1992-06-02),

9. 5061981 - Double diffused CMOS with Schottky to drain contacts (1991-10-29),

10. 5028978 - Complementary bipolar complementary CMOS (CBiCMOS) transmission gate (1991-07-02),

11. 5021858 - Compound modulated integrated transistor structure (1991-06-04),

12. 4920399 - Conductance-modulated integrated transistor structure (1990-04-24),

13. 4870418 - Bipolar input circuit for CMOS flash analog to digital converter (1989-09-26),

14. 4566914 - Method of forming localized epitaxy and devices formed therein (1986-01-28),

15. 4318118 - Semiconductor structure and method (1982-03-02),

This text is generated by artificial intelligence and may not be accurate.

Please report any incorrect information to support@idiyas.com

Loading…