logo

For the Inventor, By the Inventor

San Jose, CA, United States of America

Balkrishna R Rashingkar

This inventor holds 13 USPTO granted patents and 1 EPO patent. Top assignee: Synopsys, Inc.. Active years: 2007-2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Balkrishna R Rashingkar. Retrieved from https://idiyas.com/inventor/balkrishna-r-rashingkar

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 13

% Patents Active = 100.0


Average Co-Inventor Count = 3.7

ph-index = 3

Forward Citations = 22(Granted Patents)


Location History:

  • San Jose, CA (US) (2007 - 2021)
  • Mountain View, CA (US) (2014 - 2023)
  • Sunnyvale, CA (US) (2024)

Company Filing History:

goldMedal13 out of 2,604 
 
Synopsys, Inc.
 patents

Years Active: 2007-2026

Loading Chart...
Loading Chart...
13 patents (USPTO):Explore Patents
1. 12626039 - Associating physical design metrics of a circuit design with register transfer level representations of the circuit design (2026-05-12),
2. 12073156 - Propagating physical design information through logical design hierarchy of an electronic circuit (2024-08-27),
3. 11694016 - Fast topology bus router for interconnect planning (2023-07-04),
4. 10896280 - Netlist abstraction for circuit design floorplanning (2021-01-19),
5. 10372860 - Netlist abstraction for circuit design floorplanning (2019-08-06),
6. 10318692 - Scalable chip placement (2019-06-11),
7. 9747403 - Power-and-ground (PG) network characterization and distributed PG network creation for hierarchical circuit designs (2017-08-29),
8. 9460258 - Shaping integrated with power network synthesis (PNS) for power grid (PG) alignment (2016-10-04),
9. 9026974 - Semiconductor integrated circuit partitioning and timing (2015-05-05),
10. 8910097 - Netlist abstraction (2014-12-09),
11. 8893073 - Displaying a congestion indicator for a channel in a circuit design layout (2014-11-18),
12. 8001514 - Method and apparatus for computing a detailed routability estimation (2011-08-16),
13. 7313776 - Method and apparatus for routing an integrated circuit (2007-12-25),

Title: Balkrishna R Rashingkar - Pioneering Inventor from San Jose

Introduction: Balkrishna R Rashingkar is a renowned inventor based in San Jose, CA, known for his groundbreaking contributions to the field of technology and innovation.

Latest Patents: Balkrishna R Rashingkar holds several patents in the areas of artificial intelligence, machine learning, and robotics, showcasing his expertise in cutting-edge technologies.

Career Highlights: With a career spanning over two decades, Balkrishna R Rashingkar has worked with leading tech companies, spearheading projects that have revolutionized the industry.

Collaborations: Throughout his career, Balkrishna R Rashingkar has collaborated with top researchers, engineers, and scientists, fostering a culture of innovation and excellence in all his projects.

Conclusion: Balkrishna R Rashingkar's passion for innovation and his relentless pursuit of technological advancement continue to inspire the next generation of inventors and engineers.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…