For the Inventor, By the Inventor

Enter assignee name

Malta, NY, United States of America

Globalfoundries U.S. Inc.

Calculating rank

USPTO Granted Patents = 1,103

% Expired Patents = 0.45

EPO Patents = 43

Trademarks = 1

Forward Citations = 618

Loading Chart...

Loading Chart...

823 inventors (with patents filed for the assignee):

Yusheng Bian (217 out of 248 patents)

Vibhor Jain (107 out of 190 patents)

Siva P Adusumilli (90 out of 112 patents)

4. Steven M Shank (89 out of 222 patents)

5. Judson Robert Holt (80 out of 205 patents)

6. Anthony K Stamper (66 out of 633 patents)

7. Ajey Poovannummoottil Jacob (57 out of 229 patents)

8. Mark Levy (57 out of 68 patents)

9. Hong Yu (56 out of 114 patents)

10. John J Ellis-Monaghan (52 out of 265 patents)

11. Haiting Wang (49 out of 121 patents)

12. Alexander M Derrickson (47 out of 48 patents)

13. Rajendran Krishnasamy (45 out of 76 patents)

14. Shesh Mani Pandey (41 out of 83 patents)

15. John Joseph Pekarik (41 out of 102 patents)

Core Competencies:

Photonics Chips

Optical Components

Waveguides

Integrated Circuit

Transistors

Memory Devices

Voltage Level Shifters

High Electron Mobility Transistors

Electrostatic Discharge Protection

Charge Pump Circuits

Silicon Controlled Rectifiers

1,103 patents: Sort by Forward Citations

1. 12787784 - Structure including moisture barrier along input/output opening and related method (2026-11-03),

2. 12787741 - Structure with cavity around through semiconductor via (2026-11-03),

3. 12787487 - Photonic devices with thermal isolation (2026-11-03),

4. 12787405 - High electron mobility transistor (2026-11-03),

5. 12787368 - Opening in stress-inducing liner(s) between transistors (2026-11-03),

6. 12787322 - Vertical heterojunction bipolar transistor (2026-11-03),

7. 12787243 - Semiconductor fin with divots, transistor including the semiconductor fin, memory cell including the transistor, and associated methods (2026-11-03),

8. 12784825 - Word line charge pump circuit and memory device including the same (2026-11-03),

9. 12783776 - Trusted parameterized cells (Pcells) on blockchain (2026-11-03),

10. 12782634 - Photonic integrated circuit structure with at least one tapered sidewall liner adjacent to a waveguide core (2026-11-03),

11. 12776768 - Low-power low-area deadtime generator (2026-10-27),

12. 12772852 - Opening in wall between input/output openings of IC chip (2026-10-20),

13. 12772523 - Field-effect transistors formed using a wide bandgap semiconductor material (2026-10-20),

14. 12764995 - Semiconductor structure with device including at least one in-well porous region (2026-10-13),

15. 12763682 - Non-integer multi-stage negative charge pump with low area and high efficiency (2026-10-13),

Company Overview

Globalfoundries U.S. Inc., headquartered in Malta, NY, specializes in the development and manufacturing of advanced photonics chips and optical components. The company focuses on integrating cutting-edge technologies such as waveguides, transistors, and memory devices to enhance performance in various applications. With a strong emphasis on innovation, Globalfoundries plays a pivotal role in the semiconductor industry, driving advancements in high electron mobility transistors and voltage level shifters to meet the evolving demands of modern electronics.

Profile summary synthesized from public USPTO records and patent filings.

Company Badge

USPTO Data Jan 1 1976 - Nov 3 2026

1,103 Patents

#1 in Malta, NY

#24 in New York

#470 in US

#925 in the World

Malta, NY, United States of America

Globalfoundries U.S. Inc.

Forward Citations = 618

823 inventors:

Yusheng Bian (217 out of 248 patents)

Vibhor Jain (107 out of 190 patents)

Siva P Adusumilli (90 out of 112 patents)

4. Steven M Shank (89 out of 222 patents)

5. Judson Robert Holt (80 out of 205 patents)

IDiyas Innovation Intelligence. (2026). Company Patent Portfolio: Globalfoundries U.S. Inc.. Retrieved from https://idiyas.com/company/globalfoundries-u-s

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]

Loading…