The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Oct. 27, 2026

Filed:

Sep. 04, 2024
Applicant:

Globalfoundries U.s. Inc., Malta, NY (US);

Inventors:

Indranil Som, West Bengal, IN;

Vasudeva Reddy Kuppireddy, Bangalore, IN;

Vaibhav Anantrai Ruparelia, Bangalore, IN;

Assignee:

GLOBALFOUNDRIES U.S. Inc., Malta, NY (US);

Attorneys:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
H03K 5/151 (2006.01); G06F 1/06 (2006.01); H03K 5/00 (2006.01); H03K 5/05 (2006.01);
U.S. Cl.
CPC ...
H03K 5/1515 (2013.01); G06F 1/06 (2013.01); H03K 5/05 (2013.01); H03K 2005/00058 (2013.01);
Abstract

A deadtime generator configured to output a pair of non-overlapping clock signals. A circuit is provide that includes an input node for receiving a clock signal; a first signal path coupled to the input node and having a first output node for outputting a first modified clock signal, wherein the first signal path includes a feedback node coupled to an input of a feedback inverter; a second signal path coupled to the input node and having a second output node for outputting a second modified clock signal, wherein second signal path includes a Low-to-High skewed inverter; and a feedback signal path coupled to second signal path and having a High-to-Low skewed inverter with an output coupled to a gate of at least one transistor, wherein an output of the at least one transistor is coupled to the feedback node.


Find Patent Forward Citations

Quick Actions:

Som, Indranil. (2026). Low-power low-area deadtime generator (U.S. Patent No. 12776768). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/12776768

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…