For the Inventor, By the Inventor

Enter inventor name

San Jose, CA, United States of America

Toshiaki Adachi

USPTO Granted Patents = 12

EPO Patents = 2

Average Co-Inventor Count = 2.6

ph-index = 7

Forward Citations = 169(Granted Patents)

Location History:

Ota, JP (2010)
San Jose, CA (US) (2007 - 2012)
Santa Clara, CA (US) (2012)
Gunma, JP (2011 - 2016)

Company Filing History:

Adv Antest Corporation

Advantest America R&d Center, Inc.

Years Active: 2007-2016

Loading Chart...

Loading Chart...

12 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 9342425 - Test apparatus and test module (2016-05-17),

2. 8255198 - Method and structure to develop a test program for semiconductor integrated circuits (2012-08-28),

3. 8214800 - Compact representation of vendor hardware module revisions in an open architecture test system (2012-07-03),

4. 8082541 - Method and system for performing installation and configuration management of tester instrument modules (2011-12-20),

5. 8078424 - Test apparatus (2011-12-13),

6. 7809520 - Test equipment, method for loading test plan and program product (2010-10-05),

7. 7543200 - Method and system for scheduling tests in a parallel test system (2009-06-02),

8. 7210087 - Method and system for simulating a modular test system (2007-04-24),

9. 7209851 - Method and structure to develop a test program for semiconductor integrated circuits (2007-04-24),

10. 7197417 - Method and structure to develop a test program for semiconductor integrated circuits (2007-03-27),

11. 7197416 - Supporting calibration and diagnostics in an open architecture test system (2007-03-27),

12. 7184917 - Method and system for controlling interchangeable components in a modular test system (2007-02-27),

This text is generated by artificial intelligence and may not be accurate.

Please report any incorrect information to support@idiyas.com

Loading…