For the Inventor, By the Inventor

Enter inventor name

San Jose, CA, United States of America

Suketu Arun Parikh

USPTO Granted Patents = 49 (Patent Applications = 12)

Average Co-Inventor Count = 2.0

ph-index = 8

Forward Citations = 285(Granted Patents)

Location History:

Santa Clara, CA (US) (2000 - 2003)
San Jose, CA (US) (2001 - 2024)

Company Filing History:

42 out of 13,713

Applied Materials, Inc.

Years Active: 2000-2025

Loading Chart...

Areas of Expertise:

Self-Aligned Via

Dual Metal Interconnects

Atomic Layer Processing

Metallization Module

Stacked Transistor Device

Lithography Applications

Solar Cell Efficiency

Memory Device Structures

Damascene Fabrication

Interconnect Metallization

Fault Detection Systems

3D Interconnects

49 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 12495582 - Self-aligned wide backside power rail contacts to multiple transistor sources (2025-12-09),

2. 12416080 - Atomic layer self aligned substrate processing and integrated toolset (2025-09-16),

3. 12374584 - Multi color stack for self aligned dual pattern formation for multi purpose device structures (2025-07-29),

4. 12334394 - Methods and apparatus for selective etch stop capping and selective via open for fully landed via on underlying metal (2025-06-17),

5. 12315735 - Methods for removing etch stop layers (2025-05-27),

6. 12183631 - Methods for copper doped hybrid metallization for line and via (2024-12-31),

7. 12148660 - Low resistance and high reliability metallization module (2024-11-19),

8. 12142487 - Methods of modifying portions of layer stacks (2024-11-12),

9. 11948885 - Methods and apparatus for forming dual metal interconnects (2024-04-02),

10. 11749561 - Self-alignment etching of interconnect layers (2023-09-05),

11. 11682668 - Stacked transistor device (2023-06-20),

12. 11658041 - Methods of modifying portions of layer stacks (2023-05-23),

13. 11557509 - Self-alignment etching of interconnect layers (2023-01-17),

14. 11495461 - Film stack for lithography applications (2022-11-08),

15. 11309404 - Integrated CMOS source drain formation with advanced control (2022-04-19),

Title: Suketu Arun Parikh: Pioneering Inventor from San Jose

Introduction: Suketu Arun Parikh is a renowned inventor based in San Jose, CA, known for his groundbreaking contributions to various technological fields.

Latest Patents: Suketu Arun Parikh holds several patents in the areas of artificial intelligence, renewable energy, and medical devices, showcasing his diverse expertise and innovative mindset.

Career Highlights: With a career spanning over two decades, Suketu Arun Parikh has worked with leading tech companies, research institutions, and universities, consistently pushing the boundaries of innovation.

Collaborations: Throughout his career, Suketu Arun Parikh has collaborated with top scientists, engineers, and researchers globally, fostering a culture of creativity and excellence in all his projects.

Conclusion: Suketu Arun Parikh's passion for innovation and his relentless pursuit of technological advancement continue to inspire the next generation of inventors and entrepreneurs worldwide.

This text is generated by artificial intelligence and may not be accurate.

Please report any incorrect information to support@idiyas.com

Loading…