logo

For the Inventor, By the Inventor

Machida, Japan

Masaaki Niijima

This inventor holds 17 USPTO granted patents. Top assignees: Toshiba Memory Corporation, Kioxia Corporation, Kabushiki Kaisha Toshiba. Active years: 2016-2022.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Masaaki Niijima. Retrieved from https://idiyas.com/inventor/masaaki-niijima

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 17

% Patents Active = 94.1

Average Co-Inventor Count = 2.6

ph-index = 4

Forward Citations = 31(Granted Patents)


Location History:

  • Machida Tokyo, JP (2016 - 2020)
  • Machida Toyko, JP (2020)
  • Machida, JP (2017 - 2021)
  • Tokyo, JP (2017 - 2022)

Company Filing History:

goldMedal12 out of 2,955 
 
Toshiba Memory Corporation
 patents
silverMedal3 out of 3,189 
 
Kioxia Corporation
 patents
bronzeMedal2 out of 53,262 
 
Kabushiki Kaisha Toshiba
 patents

Years Active: 2016-2022

Loading Chart...
17 patents (USPTO):Explore Patents
1. 11410735 - Memory system (2022-08-09),
2. 11127476 - Memory system controlling a threshold voltage in a read operation and method (2021-09-21),
3. 10910068 - Memory system and nonvolatile memory (2021-02-02),
4. 10740101 - Memory system (2020-08-11),
5. 10658055 - Memory system and method for controlling memory system (2020-05-19),
6. 10586601 - Semiconductor memory device and read control method thereof (2020-03-10),
7. 10552043 - Memory system (2020-02-04),
8. 10497446 - Memory system controlling data erase for nonvolatile memory and control method for erasing data (2019-12-03),
9. 10395723 - Memory system that differentiates voltages applied to word lines (2019-08-27),
10. 10366771 - Controller, memory system, and block management method for NAND flash memory using the same (2019-07-30),
11. 10249349 - Control system (2019-04-02),
12. 10186326 - Memory device that executes an erase operation for a nonvolatile memory (2019-01-22),
13. 9852786 - Semiconductor memory device that varies voltage levels depending on which of different memory regions thereof is accessed (2017-12-26),
14. 9812215 - Memory device that executes an erase operation for a nonvolatile memory (2017-11-07),
15. 9788463 - Semiconductor memory device having a heat insulating mechanism (2017-10-10),

Title: Masaaki Niijima: Innovator in Memory Systems

Introduction

Masaaki Niijima is a prominent inventor based in Machida, Tokyo, Japan. He has made significant contributions to the field of memory systems, holding a total of 17 patents. His innovative work has advanced the technology used in non-volatile memory chips and controllers.

Latest Patents

One of Niijima's latest patents is a memory system that includes a non-volatile memory chip and a controller. This memory chip is capable of determining an erase voltage based on its temperature and a correction parameter. The controller updates this correction parameter according to temperature information related to the memory chip. Another notable patent involves a memory system that controls a threshold voltage during a read operation. This system includes a first memory and a memory controller, which executes a read operation based on a comparison between the threshold voltage and a read voltage.

Career Highlights

Throughout his career, Masaaki Niijima has worked with leading companies in the technology sector, including Toshiba Memory Corporation and Kioxia Corporation. His experience in these organizations has allowed him to develop cutting-edge memory technologies that are widely used today.

Collaborations

Niijima has collaborated with notable professionals in his field, including Kazutaka Takizawa and Yoshihisa Kojima. These collaborations have further enriched his work and contributed to the advancements in memory systems.

Conclusion

Masaaki Niijima's contributions to memory technology have established him as a key figure in the industry. His innovative patents and collaborations continue to influence the development of advanced memory systems.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…