logo

For the Inventor, By the Inventor

Hwaseong, South Korea

Kwanyeob Chae

This inventor holds 12 USPTO granted patents and 9 published patent applications. Top assignees: Samsung Electronics Co., Ltd., Samsung Electronics Ltd., Korea University Research and Business Foundation. Active years: 2018-2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Kwanyeob Chae. Retrieved from https://idiyas.com/inventor/kwanyeob-chae

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 12 

% Patents Active = 100.0

Average Co-Inventor Count = 3.4

ph-index = 3

Forward Citations = 17(Granted Patents)


Location History:

  • Hwaseong-si, KR (2018 - 2020)
  • Seoul, KR (2020 - 2021)

Company Filing History:

goldMedal8 out of 132,108 
 
Samsung Electronics Co., Ltd.
 patents
silverMedal4 out of 6,229 
 
Samsung Electronics Ltd.
 patents
bronzeMedal2 out of 1,274 
 
Korea University Research and Business Foundation
 patents
where one patent can have more than one assignee

Years Active: 2018-2026

Loading Chart...
12 patents (USPTO):Explore Patents
1. 12762078 - Memory controller communicating with vertically stacked dies and semiconductor device including the same (2026-10-13),
2. 12731622 - Memory controller communicating with vertically stacked dies and semiconductor device including the same (2026-09-08),
3. 12602166 - System-on-chip for controlling memory devices and its data training method (2026-04-14),
4. 12542548 - Receiver including a pulse amplitude modulation decoder, and a memory device including the same (2026-02-03),
5. 12451871 - Semiconductor device (2025-10-21),
6. 11200928 - Memory controller and operating method with read margin control circuit determining data valid window (2021-12-14),
7. 10756059 - Semiconductor chip including a plurality of pads (2020-08-25),
8. 10650871 - Read margin control circuit determining data valid window, memory controller including the same, and electronic device (2020-05-12),
9. 10586575 - Interface circuit for multi rank memory (2020-03-10),
10. 10115706 - Semiconductor chip including a plurality of pads (2018-10-30),
11. 10073619 - Interface circuits configured to interface with multi-rank memory (2018-09-11),
12. 9857973 - Interface circuits configured to interface with multi-rank memory (2018-01-02),

Title: Innovations of Kwanyeob Chae

Introduction

Kwanyeob Chae is a notable inventor based in Hwaseong-si, South Korea. He has made significant contributions to the field of semiconductor technology, holding a total of 12 patents. His work focuses on enhancing the performance and efficiency of semiconductor devices.

Latest Patents

One of his latest patents is a semiconductor device that includes an equalizer circuit. This circuit is designed to output control signals corresponding to original two-bit data. Additionally, the device features a driver circuit with pull-up and pull-down transistors, which are configured to manage different power supply voltages. Another significant patent involves a memory controller with a read margin control circuit. This circuit determines the data valid window based on sampling values generated from delayed signals.

Career Highlights

Kwanyeob Chae has worked with prominent organizations such as Samsung Electronics and the Korea University Research and Business Foundation. His experience in these companies has allowed him to develop innovative solutions in semiconductor technology.

Collaborations

He has collaborated with notable colleagues, including Jong-Ryun Choi and Yoonjee Nam. Their teamwork has contributed to advancements in their respective fields.

Conclusion

Kwanyeob Chae's contributions to semiconductor technology through his patents and collaborations highlight his role as an influential inventor. His work continues to impact the industry positively.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…