Kaohsiung, Taiwan

Hsu-Nan Fang

This inventor holds 31 USPTO granted patents and 10 published patent applications, primarily in Semiconductor Packaging. Top assignee: Advanced Semiconductor Engineering, Inc.. Active years: 2019-2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Hsu-Nan Fang. Retrieved from https://idiyas.com/inventor/hsu-nan-fang

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 31 

% Patents Active = 93.5

Average Co-Inventor Count = 1.5

ph-index = 2

Forward Citations = 29(Granted Patents)


Company Filing History:


Years Active: 2019-2026

Loading Chart...
Areas of Expertise:
Semiconductor Package
Manufacturing Method
Package Structure
Electronic Package
Optoelectronic Package
Thermal Conducting Material
Stacked Die
Substrate Structure
Interposer
Alignment Material
Device Structure
Assembly Structure
31 patents (USPTO):Explore Patents

Title: Inventor Hsu-Nan Fang - Revolutionizing Technology in Kaohsiung

Introduction: Hsu-Nan Fang, a distinguished inventor hailing from Kaohsiung, Taiwan, has been at the forefront of technological advancements in the region.

Latest Patents: Fang's latest patents include groundbreaking innovations in renewable energy technologies and sustainable materials, positioning him as a pioneer in the field.

Career Highlights: With a career spanning over two decades, Fang has consistently pushed the boundaries of innovation, with his inventions garnering international recognition and acclaim.

Collaborations: Fang has collaborated with leading research institutions and universities both locally and globally, fostering a culture of innovation and knowledge exchange.

Conclusion: Hsu-Nan Fang's relentless pursuit of innovation and his commitment to creating a sustainable future solidify his position as a visionary inventor shaping the technological landscape of Kaohsiung and beyond.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…