For the Inventor, By the Inventor

Enter assignee name

Wilsonville, OR, United States of America

Mentor Graphics Corporation

USPTO Granted Patents = 672

% Expired Patents = 8.8

CIPO Patents = 1

EPO Patents = 40

Trademarks = 42

Forward Citations = 6,536

Loading Chart...

Loading Chart...

707 inventors (with patents filed for the assignee):

Janusz Rajski (79 out of 130 patents)

Wu-Tung Cheng (53 out of 87 patents)

Jerzy Tyszer (48 out of 83 patents)

4. Mark A Kassab (34 out of 59 patents)

5. Nilanjan Mukherjee (30 out of 63 patents)

6. Yu Jane Huang (29 out of 51 patents)

7. Grzegorz Mrugalski (27 out of 38 patents)

8. Charles W Selvidge (23 out of 36 patents)

9. Fedor G Pikus (20 out of 24 patents)

10. Frederic Reblewski (19 out of 23 patents)

11. Sanjay Gupta (18 out of 20 patents)

12. Ruifeng Guo (17 out of 23 patents)

13. Yuri Granik (17 out of 31 patents)

14. Xijiang Lin (17 out of 19 patents)

15. Juan Andres Torres Robles (17 out of 24 patents)

Core Competencies:

Packet Data Protocol

Communication Protocol

Data Stream Processing

Multithreaded Processor

Test Pattern Generation

Parasitic Extraction

Circuit Validation

Photonic Integrated Circuits

Machine Learning

Fault Diagnosis

Sensor Fusion

Power Management

672 patents: Sort by Forward Citations

1. 11095474 - Packet data protocol (2021-08-17),

2. 11089540 - Variable address length communication protocol (2021-08-10),

3. 11025754 - System for processing messages of data stream (2021-06-01),

4. 11022647 - Reconfiguring monitoring circuitry (2021-06-01),

5. 10977400 - Deterministic test pattern generation for designs with timing exceptions (2021-04-13),

6. 10977075 - Performance profiling for a multithreaded processor (2021-04-13),

7. 10963612 - Scan cell architecture for improving test coverage and reducing test application time (2021-03-30),

8. 10955460 - Test scheduling and test access in test compression environment (2021-03-23),

9. 10937509 - Voltage and temperature adaptive memory leakage reduction bias circuit (2021-03-02),

10. 10929590 - Verification of photonic integrated circuits (2021-02-23),

11. 10929582 - Circuit validation for circuits comprising multiple possible variants for individual components (2021-02-23),

12. 10922468 - Genealogy driven IC layout generator and classification method (2021-02-16),

13. 10908511 - Systems and methods for patterning color assignment (2021-02-02),

14. 10896279 - Determination of structure function feature correlation to thermal model element layers (2021-01-19),

15. 10895864 - Fabric-independent multi-patterning (2021-01-19),

Company Overview

Mentor Graphics Corporation, headquartered in Wilsonville, Oregon, specializes in Electronic Design Automation (EDA) software and solutions. The company focuses on advancing technologies related to packet data protocols, communication protocols, and data stream processing. Their expertise extends to multithreaded processors, test pattern generation, parasitic extraction, circuit validation, and photonic integrated circuits, catering to the needs of engineers and designers in the semiconductor and electronic industries.

Profile summary synthesized from public USPTO records and patent filings.

Company Badge

USPTO Data Jan 1 1976 - Oct 20 2026

672 Patents

#1 in Wilsonville, OR

#6 in Oregon

#744 in US

#1,479 in the World

Wilsonville, OR, United States of America

Mentor Graphics Corporation

Forward Citations = 6,536

707 inventors:

Janusz Rajski (79 out of 130 patents)

Wu-Tung Cheng (53 out of 87 patents)

Jerzy Tyszer (48 out of 83 patents)

4. Mark A Kassab (34 out of 59 patents)

5. Nilanjan Mukherjee (30 out of 63 patents)

IDiyas Innovation Intelligence. (2026). Company Patent Portfolio: Mentor Graphics Corporation. Retrieved from https://idiyas.com/company/mentor-graphics

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]

Loading…