For the Inventor, By the Inventor

Enter assignee name

Fremont, CA, United States of America

Essai, Inc.

Calculating rank

USPTO Granted Patents = 24

Trademarks = 1

Forward Citations = 139

Loading Chart...

Loading Chart...

9 inventors (with patents filed for the assignee):

Nasser Barabi (24 out of 36 patents)

Oksana Kryachek (19 out of 19 patents)

Joven R Tienzo (16 out of 16 patents)

4. Chee Wah Ho (16 out of 16 patents)

5. Elena V Nazarov (13 out of 13 patents)

6. Chee-Wah Ho (7 out of 7 patents)

7. Hin Lum Lee (2 out of 2 patents)

8. Hans Dieter Huber (1 out of 1 patent)

9. Ho Chee-Wah (1 out of 1 patent)

24 patents: Sort by Forward Citations

1. 12085587 - Hybrid shielding sockets with impedance tuning for integrated circuit device test tooling (2024-09-10),

2. 11906550 - Probe system for QFP integrated circuit device test tooling (2024-02-20),

3. 11378588 - Contactor with angled depressible probes in shifted bores (2022-07-05),

4. 11293976 - Integrated circuit device test tooling with dual angle cavities (2022-04-05),

5. 10908207 - Systems and methods for conforming device testers to integrated circuit device with pressure relief valve (2021-02-02),

6. 10481175 - Contactor with angled depressible probes (2019-11-19),

7. 10126356 - Systems and methods for conforming test tooling to integrated circuit device with whirlwind cold plate (2018-11-13),

8. 10094853 - Systems and methods for reliable integrated circuit device test tooling (2018-10-09),

9. 9804223 - Systems and methods for conforming test tooling to integrated circuit device with heater socket (2017-10-31),

10. 9766268 - Contactor with angled spring probes (2017-09-19),

11. 9557373 - Systems and methods for conforming test tooling to integrated circuit device profiles with convex support structure (2017-01-31),

12. 9494642 - Systems and methods for conforming test tooling to integrated circuit device profiles with ejection mechanisms (2016-11-15),

13. 9383406 - Systems and methods for conforming device testers to integrated circuit device with pressure relief valve (2016-07-05),

14. 9279852 - Systems and methods for conforming test tooling to integrated circuit device profiles with sockets having secured and replaceable bushings (2016-03-08),

15. 9229049 - Systems and methods for conforming test tooling to integrated circuit device profiles with compliant pedestals (2016-01-05),

Company Overview

Essai, Inc. is a technology company based in Fremont, California, specializing in advanced semiconductor testing and engineering services. The organization focuses on providing innovative solutions for the semiconductor industry, including reliability testing and failure analysis. With a commitment to enhancing product performance and quality, Essai plays a crucial role in supporting the development of cutting-edge electronic components, catering to a diverse range of applications across various sectors.

Profile summary synthesized from public USPTO records and patent filings.

Company Badge

USPTO Data Jan 1 1976 - Oct 27 2026

24 Patents

#89 in Fremont, CA

#3,291 in California

#13,900 in US

#26,701 in the World

Fremont, CA, United States of America

Essai, Inc.

Forward Citations = 139

9 inventors:

Nasser Barabi (24 out of 36 patents)

Oksana Kryachek (19 out of 19 patents)

Joven R Tienzo (16 out of 16 patents)

4. Chee Wah Ho (16 out of 16 patents)

5. Elena V Nazarov (13 out of 13 patents)

IDiyas Innovation Intelligence. (2026). Company Patent Portfolio: Essai, Inc.. Retrieved from https://idiyas.com/company/essai

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]

Loading…