IDiyas

For the Inventor, By the Inventor

Tokyo, Japan

Takanori Hirota

USPTO Granted Patents = 8

Average Co-Inventor Count = 2.5

ph-index = 2

Forward Citations = 121(Granted Patents)


Location History:

  • Kawasaki, JP (2012)
  • Kanagawa, JP (2014)
  • Tokyo, JP (1999 - 2018)

Company Filing History:

goldMedal5 out of 7,524 
 
Renesas Electronics Corporation
 patents
silverMedal2 out of 21,351 
 
Mitsubishi Denki Kabushiki Kaisha
 patents
bronzeMedal1 out of 3,781 
 
Renesas Technology Corp.
 patents

Years Active: 1999-2018

Loading Chart...
8 patents (USPTO):Explore Patents
1. 10097189 - Semiconductor device (2018-10-09),
2. 9666265 - Semiconductor device (2017-05-30),
3. 8624683 - Semiconductor device (2014-01-07),
4. 8175205 - Clock data recovery circuit capable of generating clock signal synchronized with data signal (2012-05-08),
5. 7822158 - Clock data recovery circuit capable of generating clock signal synchronized with data signal (2010-10-26),
6. 6861883 - Semiconductor integrated circuit for phase management of clock domains including PLL circuit (2005-03-01),
7. 6084255 - Gate array semiconductor device (2000-07-04),
8. 5945843 - Semiconductor integrated circuit (1999-08-31),
This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…