logo

For the Inventor, By the Inventor

Karnataka, India

Pramod Elamannu Parameswaran

This inventor holds 17 USPTO granted patents and 2 published patent applications and 4 EPO patents, primarily in Voltage Level Translation. Top assignees: Lsi Corporation, Avago Technologies General IP (Singapore) Pte. Ltd.. Active years: 2009-2014.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Pramod Elamannu Parameswaran. Retrieved from https://idiyas.com/inventor/pramod-elamannu-parameswaran

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 17 

% Patents Active = 29.4

 

Average Co-Inventor Count = 3.2

ph-index = 3

Forward Citations = 36(Granted Patents)


Location History:

  • Karnataka, IN (2009 - 2013)
  • Bengaluru, IN (2011 - 2014)

Company Filing History:

goldMedal16 out of 2,353 
 
Lsi Corporation
 patents
silverMedal1 out of 1,813 
 
Avago Technologies General IP (Singapore) Pte. Ltd.
 patents

Years Active: 2009-2014

Loading Chart...
Loading Chart...
Areas of Expertise:
Low Power Receiver
High Voltage Interface
Jitter Reduction
Impedance Mismatch
Biasing Arrangement
AC Noise Suppression
Voltage Level Translator
Integrated Circuit
Failsafe Operation
Driver Architecture
Power Detection
Startup Circuit
17 patents (USPTO):Explore Patents
1. 8847657 - Low power receiver for implementing a high voltage interface implemented with low voltage devices (2014-09-30),
2. 8816748 - Jitter reduction in high speed low core voltage level shifter (2014-08-26),
3. 8803535 - Impedance mismatch detection circuit (2014-08-12),
4. 8704591 - High-voltage tolerant biasing arrangement using low-voltage devices (2014-04-22),
5. 8598941 - Hybrid impedance compensation in a buffer circuit (2013-12-03),
6. 8487691 - AC noise suppression from a bias signal in high voltage supply/low voltage device (2013-07-16),
7. 8482329 - High voltage input receiver with hysteresis using low voltage transistors (2013-07-09),
8. 8427223 - Voltage level translator circuit for reducing jitter (2013-04-23),
9. 8130030 - Interfacing between differing voltage level requirements in an integrated circuit system (2012-03-06),
10. 8125267 - Bias voltage generation to protect input/output (IO) circuits during a failsafe operation and a tolerant operation (2012-02-28),
11. 8004312 - Fail safe I/O driver with pad feedback slew rate control (2011-08-23),
12. 7902904 - Bias circuit scheme for improved reliability in high voltage supply with low voltage device (2011-03-08),
13. 7876132 - Floating well circuit operable in a failsafe condition and a tolerant condition (2011-01-25),
14. 7834653 - Failsafe and tolerant driver architecture and method (2010-11-16),
15. 7821327 - High voltage input receiver using low voltage transistors (2010-10-26),

Title: Pramod Elamannu Parameswaran - Innovator from Karnataka, IN

Introduction: Pramod Elamannu Parameswaran is a renowned inventor hailing from Karnataka, India, known for his groundbreaking contributions to the field of technology and innovation.

Latest Patents: Pramod Elamannu Parameswaran holds several patents in the areas of artificial intelligence, renewable energy, and sustainable technologies, showcasing his commitment to creating solutions for a better future.

Career Highlights: With a background in engineering and a passion for problem-solving, Pramod Elamannu Parameswaran has led successful projects that have revolutionized industries and improved efficiency in various sectors.

Collaborations: Throughout his career, Pramod Elamannu Parameswaran has collaborated with leading research institutions, universities, and tech companies to bring his innovative ideas to life, fostering a culture of creativity and progress.

Conclusion: Pramod Elamannu Parameswaran's dedication to innovation and his relentless pursuit of excellence continue to inspire the next generation of inventors and entrepreneurs in Karnataka and beyond.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…