logo

For the Inventor, By the Inventor

Hsinchu, Taiwan

Jen-Shou Hsu

This inventor holds 18 USPTO granted patents. Top assignees: Elite Semiconductor Memory Technology, Inc, Etron Technology, Inc., Elite Semiconductor Microelectronics Technology Inc.. Active years: 2006-2024.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Jen-Shou Hsu. Retrieved from https://idiyas.com/inventor/jen-shou-hsu

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 18

% Patents Active = 83.3

Average Co-Inventor Count = 1.5

ph-index = 5

Forward Citations = 63(Granted Patents)


Location History:

  • Tainan, TW (2006)
  • Hsinchu, TW (2007 - 2024)

Company Filing History:

goldMedal7 out of 175 
 
Elite Semiconductor Memory Technology, Inc
 patents
silverMedal7 out of 304 
 
Etron Technology, Inc.
 patents
bronzeMedal4 out of 66 
 
Elite Semiconductor Microelectronics Technology Inc.
 patents

Years Active: 2006-2024

Loading Chart...
18 patents (USPTO):Explore Patents
1. 11955163 - Method and circuit for adaptive column-select line signal generation (2024-04-09),
2. 11727968 - Method for self-calibrating tDQSCK that is skew between rising edge of memory clock signal and rising edge of DQS signal during read operation and associated signal processing circuit (2023-08-15),
3. 11545200 - Data control circuit for increasing maximum and minimum tolerance values of skew between DQS signal and clock signal during write operation and associated memory device (2023-01-03),
4. 11100963 - Data first-in first-out (FIFO) circuit (2021-08-24),
5. 11073862 - Synchronization circuit and cascaded synchronization circuit for converting asynchronous signal into synchronous signal (2021-07-27),
6. 10916293 - Target row refresh mechanism capable of effectively determining target row address to effectively mitigate row hammer errors without using counter circuit (2021-02-09),
7. 9575114 - Test system and device (2017-02-21),
8. 9484117 - Semiconductor memory device having compression test mode (2016-11-01),
9. 8472265 - Repairing circuit for memory circuit and method thereof and memory circuit using the same (2013-06-25),
10. 8384459 - Delay line circuit and phase interpolation module thereof (2013-02-26),
11. 8289795 - Semiconductor memory device and method of testing the same (2012-10-16),
12. 7817485 - Memory testing system and memory module thereof (2010-10-19),
13. 7796448 - Trigger circuit of a column redundant circuit and related column redundant device (2010-09-14),
14. 7741898 - Charge pump circuit for high voltage generation (2010-06-22),
15. 7623388 - Method for detecting erroneous word lines of a memory array and device thereof (2009-11-24),

Title: Jen-Shou Hsu: Pioneering Inventor from Hsinchu

Introduction: Jen-Shou Hsu is a distinguished inventor hailing from Hsinchu, Taiwan, known for his groundbreaking contributions to the field of technology and innovation.

Latest Patents: Jen-Shou Hsu holds several patents in the areas of semiconductor technology, renewable energy, and advanced materials, showcasing his versatility and expertise in various domains.

Career Highlights: With a career spanning over two decades, Jen-Shou Hsu has worked with leading tech companies and research institutions, playing a pivotal role in developing cutting-edge technologies that have revolutionized the industry.

Collaborations: Throughout his career, Jen-Shou Hsu has collaborated with top researchers, engineers, and scientists from around the world, fostering a culture of innovation and knowledge sharing to drive progress in the field.

Conclusion: Jen-Shou Hsu's passion for innovation, coupled with his relentless pursuit of excellence, has solidified his reputation as a visionary inventor, shaping the future of technology and leaving a lasting impact on the industry.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…