logo

For the Inventor, By the Inventor

Toronto, Canada

Jason Helge Anderson

This inventor holds 27 USPTO granted patents, primarily in Integrated Circuit Design. Top assignees: Xilinx, Inc., Fujitsu Corporation, Microchip Technology Inc.. Active years: 2005-2023.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Jason Helge Anderson. Retrieved from https://idiyas.com/inventor/jason-helge-anderson

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 27

% Patents Active = 81.5

Average Co-Inventor Count = 3.2

ph-index = 9

Forward Citations = 342(Granted Patents)


Company Filing History:

goldMedal22 out of 5,108 
 
Xilinx, Inc.
 patents
silverMedal2 out of 39,374 
 
Fujitsu Corporation
 patents
bronzeMedal2 out of 1,442 
 
Microchip Technology Inc.
 patents
4. 1 out of 1 
 
Legup Computing Inc.
 patent

Years Active: 2005-2023

Loading Chart...
Areas of Expertise:
High-Level Synthesis
Integrated Circuit
Signal Routing
Power Optimization
Multi-Threading
Deterministic Router
Clock Signal Reduction
Programmable Logic Device
Technology Mapping
Incremental Routing
Post-Layout Optimization
Leakage Power
27 patents (USPTO):Explore Patents
1. 11816406 - High-level synthesis (HLS) method and apparatus to specify parallelism in computer hardware (2023-11-14),
2. 11055456 - High-level synthesis (HLS) method and apparatus to specify pipeline and spatial parallelism in computer hardware (2021-07-06),
3. 10579762 - High-level synthesis (HLS) method and apparatus to specify pipeline and spatial parallelism in computer hardware (2020-03-03),
4. 9742405 - Semiconductor integrated circuit (2017-08-22),
5. 9213796 - Method for designing semiconductor integrated circuit and program (2015-12-15),
6. 9003413 - Thread synchronization by transitioning threads to spin lock and sleep state (2015-04-07),
7. 8671379 - Multi-threaded deterministic router (2014-03-11),
8. 8312409 - Multi-threaded deterministic router (2012-11-13),
9. 8205180 - Method of and system for generating a logic configuration for an integrated circuit (2012-06-19),
10. 8201127 - Method and apparatus for reducing clock signal power consumption within an integrated circuit (2012-06-12),
11. 7797665 - Patterns for routing nets in a programmable logic device (2010-09-14),
12. 7735047 - Method for technology mapping considering boolean flexibility (2010-06-08),
13. 7725868 - Method and apparatus for facilitating signal routing within a programmable logic device (2010-05-25),
14. 7653891 - Method of reducing power of a circuit (2010-01-26),
15. 7603646 - Method and apparatus for power optimization using don't care conditions of configuration bits in lookup tables (2009-10-13),

Title: Jason Helge Anderson - Innovative Inventor from Toronto, CA

Introduction: Jason Helge Anderson is a renowned inventor based in Toronto, Canada, known for his groundbreaking contributions to various industries through his innovative creations.

Latest Patents: Jason Helge Anderson holds several patents in the fields of technology, healthcare, and sustainable energy, showcasing his diverse range of expertise and interests.

Career Highlights: With a career spanning over two decades, Jason Helge Anderson has established himself as a pioneer in the world of inventions, with numerous successful products that have revolutionized their respective markets.

Collaborations: Throughout his career, Jason Helge Anderson has collaborated with leading companies, research institutions, and universities to bring his ideas to life, demonstrating his ability to work effectively in multidisciplinary teams.

Conclusion: Jason Helge Anderson's passion for innovation and his relentless pursuit of excellence continue to inspire the next generation of inventors, making him a true trailblazer in the world of patents and inventions.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…