Jiangxi, China

Chunlan Mo

This inventor holds 5 USPTO granted patents and 3 published patent applications. Top assignee: Lattice Power (Jiangxi) Corporation. Active years: 2011-2013.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Chunlan Mo. Retrieved from https://idiyas.com/inventor/chunlan-mo

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 5 

% Patents Active = 20.0

Average Co-Inventor Count = 4.6

ph-index = 1

Forward Citations = 4(Granted Patents)


Location History:

  • Jiang Xi, CN (2011 - 2013)
  • Nanchang, CN (2011 - 2013)

Company Filing History:


Years Active: 2011-2013

Loading Chart...
5 patents (USPTO):Explore Patents

Title: Innovations of Chunlan Mo in Semiconductor Technology

Introduction

Chunlan Mo is a prominent inventor based in Jiangxi, China, known for his significant contributions to semiconductor technology. He holds a total of five patents, showcasing his expertise and innovative spirit in the field. His work primarily focuses on methods for fabricating advanced semiconductor materials, particularly indium gallium nitride (InGaN).

Latest Patents

One of Chunlan Mo's latest patents is a method for fabricating InGaN-based multi-quantum well layers. This method involves creating a potential well on a layered group III-V nitride structure at a specific temperature by injecting In and Ga precursor gases. The process includes terminating the Ga precursor gas and adjusting the In precursor gas flow rate while increasing the temperature in the reactor chamber. Additionally, the method entails annealing and stabilizing the potential well while fabricating a potential barrier above it.

Another notable patent is for fabricating a low-resistivity ohmic contact to a p-type III-V nitride semiconductor material at low temperature. This invention provides a method for creating a group III-V nitride structure with an ohmic-contact layer without the need for prior annealing of the p-type layer. The subsequent annealing process reduces the resistivity of both the p-type layer and the ohmic contact, enhancing the overall performance of the semiconductor device.

Career Highlights

Chunlan Mo is currently associated with Lattice Power (Jiangxi) Corporation, where he continues to innovate and develop new technologies in the semiconductor industry. His work has been instrumental in advancing the capabilities of nitride semiconductor materials, which are crucial for various electronic and optoelectronic applications.

Collaborations

Chunlan Mo collaborates with talented individuals in his field, including Fengyi Jiang and Wenqing Fang, who contribute to his research and development efforts. Their combined expertise fosters a productive environment for innovation and technological advancement.

Conclusion

Chunlan Mo's contributions to semiconductor technology through his innovative patents and collaborative efforts highlight his role as a leading inventor in the field. His work continues to influence the development of advanced materials and devices, paving the way for future innovations.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…