logo

For the Inventor, By the Inventor

Cambridge, MA, United States of America

Christopher J Vineis

USPTO Granted Patents = 18 

 

Average Co-Inventor Count = 3.9

ph-index = 6

Forward Citations = 151(Granted Patents)


Location History:

  • Watertown, MA (US) (2008 - 2014)
  • Cambridge, MA (US) (2006 - 2018)

Company Filing History:

goldMedal8 out of 40,780 
 
Taiwan Semiconductor Manufacturing Comp. Ltd.
 patents
silverMedal6 out of 85 
 
Amberwave Systems Corporation
 patents
bronzeMedal3 out of 55 
 
Sionyx, Inc.
 patents
4. 1 out of 6 
 
Solexant Corporation
 patents

Years Active: 2006-2024

Loading Chart...
Loading Chart...
18 patents (USPTO):Explore Patents
1. 12125659 - Microchannel plate image intensifiers and methods of producing the same (2024-10-22),
2. 9934964 - Semiconductor heterostructures having reduced dislocation pile-ups and related methods (2018-04-03),
3. 9309607 - Semiconductor heterostructures having reduced dislocation pile-ups and related methods (2016-04-12),
4. 8823056 - Semiconductor heterostructures having reduced dislocation pile-ups and related methods (2014-09-02),
5. 8698272 - Semiconductor devices having reduced substrate damage and associated methods (2014-04-15),
6. 8415187 - Large-grain crystalline thin-film structures and devices and methods for forming the same (2013-04-09),
7. 8309389 - Photovoltaic semiconductor devices and associated methods (2012-11-13),
8. 8187379 - Method of producing high quality relaxed silicon germanium layers (2012-05-29),
9. 8129747 - Semiconductor heterostructures having reduced dislocation pile-ups and related methods (2012-03-06),
10. 7955435 - Method of producing high quality relaxed silicon germanium layers (2011-06-07),
11. 7829442 - Semiconductor heterostructures having reduced dislocation pile-ups and related methods (2010-11-09),
12. 7674335 - Method of producing high quality relaxed silicon germanium layers (2010-03-09),
13. 7594967 - Reduction of dislocation pile-up formation during relaxed lattice-mismatched epitaxy (2009-09-29),
14. 7375385 - Semiconductor heterostructures having reduced dislocation pile-ups (2008-05-20),
15. 7368308 - Methods of fabricating semiconductor heterostructures (2008-05-06),

Title: Christopher J Vineis - Innovative Inventor from Cambridge

Introduction: Christopher J Vineis is a renowned inventor based in Cambridge, MA, known for his groundbreaking contributions to various fields.

Latest Patents: Christopher J Vineis holds several patents in the areas of technology, healthcare, and sustainability, showcasing his diverse range of expertise.

Career Highlights: With a career spanning over two decades, Christopher J Vineis has worked with leading research institutions and companies to develop cutting-edge solutions that have revolutionized industries.

Collaborations: Throughout his career, Christopher J Vineis has collaborated with top scientists, engineers, and experts in different fields, fostering a culture of innovation and excellence.

Conclusion: Christopher J Vineis continues to inspire the next generation of inventors with his passion for pushing the boundaries of what is possible through his inventive spirit and dedication to creating a better future.

This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…