Chandra S Gurram

This inventor holds 37 USPTO granted patents and 12 published patent applications and 1 EPO patent, primarily in Systolic Arrays. Top assignee: Intel Corporation. Active years: 2019-2026.

USPTO Granted Patents = 37 (Patent Applications = 12)

% Patents Active = 97.3

EPO Patents = 1 (Patent Applications = 6)

Average Co-Inventor Count = 8.1

ph-index = 6

Forward Citations = 105(Granted Patents)

Company Filing History:

37 out of 56,222

Intel Corporation

patents

Years Active: 2019-2026

Loading Chart...

Areas of Expertise:

Systolic Arrays

Sparse Matrix Multiply

Power Consumption

Register Allocation

Graphics Processors

Parallel Computing

Dot Product Accumulate

Thread Management

Resource Load Balancing

Accumulator Pooling

Software Scoreboard

Zero Skipping

37 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 12670121 - Graphics processors and graphics processing units having dot product accumulate instruction for hybrid floating point format (2026-06-30),

2. 12639398 - Scalable sparse matrix multiply acceleration using systolic arrays with feedback inputs (2026-05-26),

3. 12405787 - Utilizing structured sparsity in systolic arrays (2025-09-02),

4. 12399685 - Systolic array having support for output sparsity (2025-08-26),

5. 12386617 - Gathering payload from arbitrary registers for send messages in a graphics environment (2025-08-12),

6. 12346694 - Register file for systolic array (2025-07-01),

7. 12333306 - High performance constant cache and constant access mechanisms (2025-06-17),

8. 12210905 - Multiple register allocation sizes for threads (2025-01-28),

9. 12190158 - Using sparsity metadata to reduce systolic array power consumption (2025-01-07),

10. 12189571 - Dual pipeline parallel systolic array (2025-01-07),

11. 12174783 - Systolic array of arbitrary physical and logical depth (2024-12-24),

12. 12093213 - Computing efficient cross channel operations in parallel computing machines using systolic arrays (2024-09-17),

13. 12039001 - Scalable sparse matrix multiply acceleration using systolic arrays with feedback inputs (2024-07-16),

14. 12007935 - Graphics processors and graphics processing units having dot product accumulate instruction for hybrid floating point format (2024-06-11),

15. 11977885 - Utilizing structured sparsity in systolic arrays (2024-05-07),

Title: Chandra S Gurram - Innovator in Processor Technology

Introduction

Chandra S Gurram, based in Folsom, California, is a prominent inventor and innovator in the field of processor technology. With an impressive portfolio of 30 patents, Gurram has contributed significantly to advancements in computing and processing efficiency.

Latest Patents

Among Gurram's latest inventions is a patented technology focusing on "Multiple register allocation sizes for threads." This system benefits processors, particularly graphics processors, by introducing a method to determine the appropriate register size for a thread, effectively optimizing the processing resources available. Additionally, he has developed a patent titled "Using sparsity metadata to reduce systolic array power consumption," which describes a parallel processing engine that leverages output sparsity metadata to enhance the efficiency of matrix operations in multi-stage systolic arrays.

Career Highlights

Chandra S Gurram has made significant strides in the tech industry through his work at Intel Corporation, where he continues to innovate. His technical expertise has led to patents that not only improve processing power but also contribute to energy savings in computing technologies.

Collaborations

Throughout his career, Gurram has collaborated with notable colleagues such as Subramaniam M Maiyuran and Jorge E Parra. These partnerships have facilitated the exchange of ideas and fostered innovation in developing groundbreaking technologies.

Conclusion

Chandra S Gurram's dedication to advancing processor technology is evident in his extensive patent portfolio and collaborative spirit. His work at Intel Corporation exemplifies innovation in the tech sector, further cementing his role as a leading inventor in the industry.