Boh-Yi Huang

This inventor holds 11 USPTO granted patents and 3 published patent applications. Top assignee: Taiwan Semiconductor Manufacturing Comp. Ltd.. Active years: 2020-2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Boh-Yi Huang. Retrieved from https://idiyas.com/inventor/boh-yi-huang

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 11 (Patent Applications = 3)

% Patents Active = 90.9

Average Co-Inventor Count = 4.1

ph-index = 2

Forward Citations = 12(Granted Patents)

Location History:

Hsin-Chu, TW (2020)
San Jose, CA (US) (2022 - 2024)

Company Filing History:

11 out of 42,872

Taiwan Semiconductor Manufacturing Comp. Ltd.

patents

Years Active: 2020-2026

Loading Chart...

11 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 12572726 - Attribute-point-based timing constraint formal verification (2026-03-10),

2. 12340158 - Circuit synthesis optimization for implements on integrated circuit (2025-06-24),

3. 12175175 - Systems and methods for generating synthesizable netlists from register transfer level designs (2024-12-24),

4. 12169671 - Apparatus and method for mapping foundational components during design porting from one process technology to another process technology (2024-12-17),

5. 11900037 - Circuit synthesis optimization for implements on integrated circuit (2024-02-13),

6. 11900035 - Attribute-point-based timing constraint formal verification (2024-02-13),

7. 11783104 - Apparatus and method for mapping foundational components during design porting from one process technology to another process technology (2023-10-10),

8. 11620423 - Attribute-point-based timing constraint formal verification (2023-04-04),

9. 11403448 - Apparatus and method for mapping foundational components during design porting from one process technology to another process technology (2022-08-02),

10. 11347920 - Circuit synthesis optimization for implements on integrated circuit (2022-05-31),

11. 10540462 - Method and apparatus for speeding up gate-level simulation (2020-01-21),

Title: Boh-Yi Huang: Innovator in Semiconductor Design

Introduction

Boh-Yi Huang is a prominent inventor based in San Jose, California, known for his significant contributions to the field of semiconductor design. With a total of 10 patents to his name, he has made remarkable advancements in optimizing circuit synthesis and generating synthesizable netlists.

Latest Patents

Huang's latest patents include innovative systems, methods, and computer program products aimed at optimizing circuit synthesis for implementation on integrated circuits. One of his notable inventions involves a register transfer level code description of logic behavior of a circuit. This description is converted into structurally defined circuit designs for various types of components and feature size technologies. Additionally, he has developed methods for generating synthesizable netlists from register transfer level designs, which aid in semiconductor device design by providing essential RTL design information.

Career Highlights

Boh-Yi Huang works at Taiwan Semiconductor Manufacturing Company Limited, where he applies his expertise in semiconductor technology. His work focuses on enhancing the efficiency and performance of semiconductor devices through innovative design methodologies.

Collaborations

Huang collaborates with esteemed colleagues, including Chih-yuan Stephen Yu and Chao-Chun Lo, contributing to a dynamic research environment that fosters innovation in semiconductor design.

Conclusion

Boh-Yi Huang's contributions to the field of semiconductor design through his patents and collaborative efforts highlight his role as a leading inventor in the industry. His work continues to influence advancements in technology and design methodologies.

Profile summary based on public USPTO records.

Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]

3 patents pending: