logo

For the Inventor, By the Inventor

San Jose, CA, United States of America

Aritharan Thurairajaratnam

This inventor holds 27 USPTO granted patents, primarily in Integrated Circuit Packaging. Top assignees: Lsi Logic Corporation, Lsi Corporation, Cisco Technology, Inc.. Active years: 1999-2014.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Aritharan Thurairajaratnam. Retrieved from https://idiyas.com/inventor/aritharan-thurairajaratnam

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 27

% Patents Active = 88.9

Average Co-Inventor Count = 2.8

ph-index = 7

Forward Citations = 297(Granted Patents)


Location History:

  • Freemont, CA (US) (2003)
  • Fremont, CA (US) (1999 - 2004)
  • San Jose, CA (US) (2003 - 2014)

Company Filing History:

goldMedal23 out of 3,715 
 
Lsi Logic Corporation
 patents
silverMedal3 out of 2,353 
 
Lsi Corporation
 patents
bronzeMedal1 out of 21,399 
 
Cisco Technology, Inc.
 patents

Years Active: 1999-2014

Loading Chart...
Areas of Expertise:
Multiple Layer PCB
Decoupling Capacitors
Electrical Noise Isolation
Substrate Impedance
Microstrip Package
Signal Line Impedance
High Density Routing
Integrated Circuit Test Vehicle
Ball Grid Array Package
Guard Conductors
Impedance Measurement
Photo-Resist Transfer
27 patents (USPTO):Explore Patents
1. 8889999 - Multiple layer printed circuit board with unplated vias (2014-11-18),
2. 7829424 - Package configuration and manufacturing method enabling the addition of decoupling capacitors to standard package designs (2010-11-09),
3. 7791210 - Semiconductor package having discrete non-active electrical components incorporated into the package (2010-09-07),
4. 7508062 - Package configuration and manufacturing method enabling the addition of decoupling capacitors to standard package designs (2009-03-24),
5. 7319272 - Ball assignment system (2008-01-15),
6. 7081672 - Substrate via layout to improve bias humidity testing reliability (2006-07-25),
7. 7024637 - Functionality based package design for integrated circuit blocks (2006-04-04),
8. 6946866 - Measurement of package interconnect impedance using tester and supporting tester (2005-09-20),
9. 6891392 - Substrate impedance measurement (2005-05-10),
10. 6872321 - Direct positive image photo-resist transfer of substrate design (2005-03-29),
11. 6825554 - PBGA electrical noise isolation of signal traces (2004-11-30),
12. 6825066 - Stiffener design (2004-11-30),
13. 6791177 - Integrated circuit packaging that uses guard conductors to isolate noise-sensitive signals within the package substrate (2004-09-14),
14. 6777803 - Solder mask on bonding ring (2004-08-17),
15. 6744130 - Isolated stripline structure (2004-06-01),

Title: The Innovative Journey of Aritharan Thurairajaratnam

Introduction: Aritharan Thurairajaratnam is a visionary inventor based in San Jose, CA, known for his groundbreaking contributions to the field of technology and innovation.

Latest Patents: Aritharan Thurairajaratnam holds several patents in the areas of artificial intelligence, machine learning, and robotics, showcasing his commitment to pushing the boundaries of technological advancement.

Career Highlights: With a career spanning over two decades, Aritharan Thurairajaratnam has worked with leading tech companies, spearheading research and development projects that have revolutionized the industry.

Collaborations: Throughout his career, Aritharan Thurairajaratnam has collaborated with top researchers, engineers, and scientists, fostering a culture of innovation and creativity that has led to numerous breakthroughs in the tech sector.

Conclusion: Aritharan Thurairajaratnam's relentless pursuit of innovation and his passion for creating cutting-edge technologies have solidified his reputation as a trailblazer in the world of inventions.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…