logo

For the Inventor, By the Inventor

Aloha, OR, United States of America

Alaa R Alameldeen

This inventor holds 39 USPTO granted patents and 18 published patent applications and 2 EPO patents, primarily in Memory Management. Top assignee: Intel Corporation. Active years: 2012-2025.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Alaa R Alameldeen. Retrieved from https://idiyas.com/inventor/alaa-r-alameldeen

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank
USPTO Granted Patents = 39 

% Patents Active = 71.8

 

Average Co-Inventor Count = 3.7

ph-index = 7

Forward Citations = 178(Granted Patents)


Location History:

  • Beaverton, OR (US) (2014 - 2015)
  • Aloha, OR (US) (2012 - 2016)
  • Hillsboro, OR (US) (2012 - 2024)

Company Filing History:

goldMedal39 out of 56,365 
 
Intel Corporation
 patents

Years Active: 2012-2025

Loading Chart...
Loading Chart...
Areas of Expertise:
Near-Memory Processing
Data Compression
Multi-Level Memory
Cache Architecture
Thread Scheduling
Heterogeneous Memory
Error Correction
Low Power Design
Victim Cache
Floating-Point Compression
Adaptive Granularity
Virtual Machine Migration
39 patents (USPTO):Explore Patents
1. 12393421 - Techniques for decoupled access-execute near-memory processing (2025-08-19),
2. 12271305 - Two-level main memory hierarchy management (2025-04-08),
3. 12106104 - Processor instructions for data compression and decompression (2024-10-01),
4. 12093573 - Low-complexity coverage-based compression (2024-09-17),
5. 12001346 - Device, method and system to supplement a skewed cache with a victim cache (2024-06-04),
6. 11853758 - Techniques for decoupled access-execute near-memory processing (2023-12-26),
7. 11681533 - Restricted speculative execution mode to prevent observable side effects (2023-06-20),
8. 11544093 - Virtual machine replication and migration (2023-01-03),
9. 11526448 - Direct mapped caching scheme for a memory side cache that exhibits associativity in response to blocking from pinning (2022-12-13),
10. 11416248 - Method and system for efficient floating-point compression (2022-08-16),
11. 11188467 - Multi-level system memory with near memory capable of storing compressed cache lines (2021-11-30),
12. 11074188 - Method and apparatus to efficiently track locations of dirty cache lines in a cache in a two-level main memory (2021-07-27),
13. 10884927 - Cache architecture using way ID to reduce near memory traffic in a two-level memory system (2021-01-05),
14. 10877890 - Providing dead-block prediction for determining whether to cache data in cache devices (2020-12-29),
15. 10860244 - Method and apparatus for multi-level memory early page demotion (2020-12-08),

Title: Inventor Alaa R Alameldeen

Introduction: Alaa R Alameldeen is a renowned inventor based in Aloha, Oregon. He is known for his groundbreaking contributions to the field of technology and innovation.

Latest Patents: Alaa R Alameldeen holds several patents in the areas of computer architecture, memory systems, and data processing. His innovative ideas have led to advancements in the way information is stored and processed.

Career Highlights: Throughout his career, Alaa R Alameldeen has worked with leading tech companies to develop cutting-edge solutions. His expertise in computer engineering has earned him recognition as a pioneer in the industry.

Collaborations: Alaa R Alameldeen has collaborated with top researchers and engineers to push the boundaries of technology. His collaborative efforts have resulted in the development of revolutionary products and systems.

Conclusion: In conclusion, Alaa R Alameldeen's passion for innovation and dedication to his work have solidified his reputation as a visionary inventor in the tech world. His contributions continue to inspire future generations of inventors and engineers.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…