For the Inventor, By the Inventor

Enter assignee name

Matra Mhs

Calculating rank

USPTO Granted Patents = 15

Forward Citations = 64

Loading Chart...

Loading Chart...

15 inventors (with patents filed for the assignee):

Remi Gerber (4 out of 7 patents)

Janick Silloray (3 out of 4 patents)

Thierry Bion (2 out of 2 patents)

4. Christophe Neron (2 out of 2 patents)

5. Rene Bordiec (1 out of 1 patent)

6. Pierre Hirschauer (1 out of 1 patent)

7. Alain Y Charpentier (1 out of 2 patents)

8. Alain Quero (1 out of 1 patent)

9. Philippe Crevel (1 out of 1 patent)

10. Patrick D Rabinzohn (1 out of 1 patent)

11. Raymond Martinez (1 out of 1 patent)

12. Olivier Le Neel (1 out of 1 patent)

13. Klaus Rodde (1 out of 1 patent)

14. Jean-Yves Danckaert (1 out of 1 patent)

15. Philippe Franck Piquet (1 out of 1 patent)

15 patents: Sort by Forward Citations

1. 5880600 - Device for interfacing logic signals from the LLL level to the TTL and (1999-03-09),

2. 5822051 - Line amplifier for static RAM memory (1998-10-13),

3. 5789941 - ECL level/CMOS level logic signal interfacing device (1998-08-04),

4. 5754135 - Analog-to digital conversion device having a standby mode (1998-05-19),

5. 5732025 - Output interfacing device programmable among three states for a memory (1998-03-24),

6. 5679594 - Method of fabricating a read only memory in MOS technology, and memory (1997-10-21),

7. 5666388 - Clock recovery circuit with matched oscillators (1997-09-09),

8. 5604455 - Transition detection device generating a variable-duration pulse (1997-02-18),

9. 5602512 - Comparator of phase between a digital signal and a clock signal, and (1997-02-11),

10. 5541533 - Output circuit for an TTL-CMOS integrated circuit (1996-07-30),

11. 5441893 - Method for monitoring the boron content of borophosphosilicate (1995-08-15),

12. 5440151 - Electrostatic discharge protection device for MOS integrated circuits (1995-08-08),

13. 5378309 - Method for controlling the etching profile of a layer of an integrated (1995-01-03),

14. 5377137 - Read-protected semiconductor program memory (1994-12-27),

15. 5361004 - TTL-CMOS output stage for an integrated circuit (1994-11-01),

Company Overview

Matra MHS, based in Nantes, France, specializes in advanced aerospace and defense technologies. The company focuses on the development and manufacturing of high-precision systems and components for military and civil applications. With a strong emphasis on innovation, Matra MHS engages in research across various domains, including avionics, unmanned systems, and satellite technologies. Their expertise supports both national and international projects, contributing to advancements in security and aerospace capabilities.

Profile summary synthesized from public USPTO records and patent filings.

Company Badge

USPTO Data Jan 1 1976 - Oct 27 2026

15 Patents

#8 in Nantes

#1,260 in France

#39,991 in the World

Matra Mhs

Forward Citations = 64

15 inventors:

Remi Gerber (4 out of 7 patents)

Janick Silloray (3 out of 4 patents)

Thierry Bion (2 out of 2 patents)

4. Christophe Neron (2 out of 2 patents)

5. Rene Bordiec (1 out of 1 patent)

IDiyas Innovation Intelligence. (2026). Company Patent Portfolio: Matra Mhs. Retrieved from https://idiyas.com/company/matra-mhs

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]

Loading…