For the Inventor, By the Inventor

Enter assignee name

Austin, TX, United States of America

Intrinsity, Inc.

USPTO Granted Patents = 69

% Expired Patents = 8.7

Forward Citations = 930

Loading Chart...

Loading Chart...

24 inventors (with patents filed for the assignee):

James S Blomgren (56 out of 78 patents)

Terence M Potter (28 out of 105 patents)

Anthony M Petro (23 out of 27 patents)

4. Stephen C Horne (17 out of 46 patents)

5. Michael R Seningen (13 out of 57 patents)

6. Fritz A Boehm (11 out of 17 patents)

7. Jeffrey S Brooks (8 out of 50 patents)

8. Jean Anne Booth (4 out of 6 patents)

9. Kenneth D Amstutz (4 out of 4 patents)

10. Timothy A Olson (3 out of 11 patents)

11. Donald W Glowka (3 out of 4 patents)

12. Timothy S Leight (3 out of 3 patents)

13. Laura A Weber (2 out of 2 patents)

14. Jeffrey S Leonard (2 out of 2 patents)

15. Shawn D Strawbridge (2 out of 2 patents)

Core Competencies:

Dynamic Logic

N-NARY Logic

Logic Circuit Design

Floating Point Operations

Simulation Techniques

Clock Signal Generation

Data Rearrangement

Software Modeling

69 patents: Sort by Forward Citations

1. 7346484 - Monitor manager that creates and executes state machine-based monitor instances in a digital simulation (2008-03-18),

2. 7299461 - Expansion syntax (2007-11-20),

3. 7219326 - Physical realization of dynamic logic using parameterized tile partitioning (2007-05-15),

4. 7099812 - Grid that tracks the occurrence of a N-dimensional matrix of combinatorial events in a simulation using a linear index (2006-08-29),

5. 7053664 - Null value propagation for FAST14 logic (2006-05-30),

6. 7031897 - Software modeling of logic signals capable of holding more than two values (2006-04-18),

7. 6956406 - Static storage element for dynamic logic (2005-10-18),

8. 6911846 - Method and apparatus for a 1 of N signal (2005-06-28),

9. 6898691 - Rearranging data between vector and matrix forms in a SIMD matrix processor (2005-05-24),

10. 6889180 - Method and apparatus for a monitor that detects and reports a status event to a database (2005-05-03),

11. 6745357 - Dynamic logic scan gate method and apparatus (2004-06-01),

12. 6732346 - Generation of route rules (2004-05-04),

13. 6728654 - Random number indexing method and apparatus that eliminates software call sequence dependency (2004-04-27),

14. 6714045 - Static transmission of FAST14 logic 1-of-N signals (2004-03-30),

15. 6622240 - Method and apparatus for pre-branch instruction (2003-09-16),

Company Overview

Intrinsity, Inc., based in Austin, TX, specializes in advanced dynamic logic design, focusing on innovative techniques for logic circuit development. The company is recognized for its expertise in dynamic logic and N-NARY logic, facilitating efficient floating point operations and enhancing simulation techniques. Intrinsity's work in clock signal generation and data rearrangement contributes significantly to the optimization of complex digital systems, making it a key player in the field of high-performance computing and integrated circuit design.

Profile summary synthesized from public USPTO records and patent filings.

Company Badge

USPTO Data Jan 1 1976 - Oct 13 2026

69 Patents

#41 in Austin, TX

#292 in Texas

#5,311 in US

#10,763 in the World

Austin, TX, United States of America

Intrinsity, Inc.

Forward Citations = 930

24 inventors:

James S Blomgren (56 out of 78 patents)

Terence M Potter (28 out of 105 patents)

Anthony M Petro (23 out of 27 patents)

4. Stephen C Horne (17 out of 46 patents)

5. Michael R Seningen (13 out of 57 patents)

IDiyas Innovation Intelligence. (2026). Company Patent Portfolio: Intrinsity, Inc.. Retrieved from https://idiyas.com/company/intrinsity

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]

Loading…