IDiyas

For the Inventor, By the Inventor

Essex Junction, VT, United States of America

Paul Mark Schanely

USPTO Granted Patents = 20 

Average Co-Inventor Count = 4.8

ph-index = 6

Forward Citations = 168(Granted Patents)


Location History:

  • Hurley, NY (US) (1995)
  • Essex Juntion, VT (US) (2015)
  • Essex Junction, VT (US) (2003 - 2018)

Company Filing History:

goldMedal19 out of 164,108 
 
International Business Machines Corporation
 patents
silverMedal1 out of 5,671 
 
Globalfoundries Inc.
 patents

Years Active: 1995-2018

where 'Filed Patents' based on already Granted Patents

20 patents (USPTO):
1. 10006964 - Chip performance monitoring system and method (2018-06-26),
2. 9383766 - Chip performance monitoring system and method (2016-07-05),
3. 9188643 - Flexible performance screen ring oscillator within a scan chain (2015-11-17),
4. 9128151 - Performance screen ring oscillator formed from paired scan chains (2015-09-08),
5. 9097765 - Performance screen ring oscillator formed from multi-dimensional pairings of scan chains (2015-08-04),
6. 8754696 - Ring oscillator (2014-06-17),
7. 8464199 - Circuit design using design variable function slope sensitivity (2013-06-11),
8. 8341588 - Semiconductor layer forming method and structure (2012-12-25),
9. 8181148 - Method for identifying and implementing flexible logic block logic for easy engineering changes (2012-05-15),
10. 8141028 - Structure for identifying and implementing flexible logic block logic for easy engineering changes (2012-03-20),
11. 8060845 - Minimizing impact of design changes for integrated circuit designs (2011-11-15),
12. 7536496 - Method and apparatus for transmitting data in an integrated circuit (2009-05-19),
13. 7480888 - Design structure for facilitating engineering changes in integrated circuits (2009-01-20),
14. 7176927 - Method and system for graphics rendering using hardware-event-triggered execution of captured graphics hardware instructions (2007-02-13),
15. 7065602 - Circuit and method for pipelined insertion (2006-06-20),

Title: Paul Mark Schanely: Innovating Chip Performance Monitoring

Introduction

Paul Mark Schanely, an accomplished inventor from Essex Junction, VT, holds a remarkable portfolio of 20 patents. His innovative work primarily focuses on advancing chip technology, particularly through performance monitoring systems that ensure reliable operations within high-frequency environments.

Latest Patents

One of Schanely's recent contributions is a patent for a chip performance monitoring system and method. This invention addresses the challenges associated with propagating performance monitor output signals through adjacent scan chains to mitigate signal degradation. The method employs frequency sub-sampling and aliasing compensation, allowing for the control of signal propagation through different time periods with varying clock signal frequencies. This significant advancement enables accurate measurement of data output frequencies, ultimately determining the performance monitor output signal frequency.

Career Highlights

Throughout his career, Schanely has been affiliated with prominent companies in the tech industry, such as IBM and Globalfoundries Inc. His contributions in these organizations have fostered technological advancements, particularly in the realm of chip performance.

Collaborations

Schanely has collaborated with notable professionals in the field, including Clarence Rosser Ogilvie and David W. Milton. These partnerships have enriched his work, combining diverse expertise to push the boundaries of chip technology.

Conclusion

In conclusion, Paul Mark Schanely exemplifies innovation in the high-stakes realm of chip technology. With a robust history of patents and collaborations, he continues to contribute significantly to the evolution of performance monitoring systems, ensuring the reliability and efficiency of modern technology.

This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…