logo

For the Inventor, By the Inventor

Santa Clara, CA, United States of America

Nadathur Rajagopalan Satish

USPTO Granted Patents = 57 

 

Average Co-Inventor Count = 9.7

ph-index = 6

Forward Citations = 140(Granted Patents)

Forward Citations (Not Self Cited) = 125(Dec 10, 2025)


Inventors with similar research interests:


Company Filing History:

goldMedal57 out of 54,688 
 
Intel Corporation
 patents

Years Active: 2012-2025

Loading Chart...
Loading Chart...
Areas of Expertise:
Neural Network Optimization
Dynamic Precision
Compute Optimization
Deep Neural Networks
Sparse-Dense Matrix Multiplication
Machine Learning Models
Graphics Processing
Programmable Hardware
Data Operations
Autonomous Machines
Instruction Set Architecture
Compression Mechanism
57 patents (USPTO):Explore Patents
1. 12412086 - Neural network optimization mechanism (2025-09-09),
2. 12346798 - Dynamic precision for neural network compute operations (2025-07-01),
3. 12198221 - Compute optimization mechanism for deep neural networks (2025-01-14),
4. 12112397 - Programmable coarse grained and sparse matrix compute hardware with advanced scheduling (2024-10-08),
5. 12056788 - Compute optimization mechanism (2024-08-06),
6. 11922535 - Compute optimization mechanism for deep neural networks (2024-03-05),
7. 11829440 - Accelerator for sparse-dense matrix multiplication (2023-11-28),
8. 11809978 - Neural network scheduling mechanism (2023-11-07),
9. 11797837 - Dynamic distributed training of machine learning models (2023-10-24),
10. 11748606 - Dynamic precision for neural network compute operations (2023-09-05),
11. 11748298 - Graphics processing integrated circuit package (2023-09-05),
12. 11748106 - Data operations and finite state machine for machine learning via bypass of computational tasks based on frequently-used data values (2023-09-05),
13. 11727527 - Programmable coarse grained and sparse matrix compute hardware with advanced scheduling (2023-08-15),
14. 11631198 - Targeted mapping of graphical data for compression (2023-04-18),
15. 11593910 - Compute optimization mechanism for deep neural networks (2023-02-28),

Title: The Innovative Journey of Nadathur Rajagopalan Satish

Introduction: Nadathur Rajagopalan Satish, a pioneering inventor based in Santa Clara, CA, has made significant contributions to the world of technology through his groundbreaking innovations.

Latest Patents: Satish holds several patents in the field of semiconductor technology, including a recent patent for a novel method of enhancing chip performance through advanced cooling techniques.

Career Highlights: With a career spanning over two decades, Satish has worked with leading tech companies, driving innovation and pushing the boundaries of what is possible in the semiconductor industry. His expertise in chip design and optimization has earned him recognition as a thought leader in the field.

Collaborations: Throughout his career, Satish has collaborated with top engineers, researchers, and industry experts to develop cutting-edge solutions that have revolutionized the way we think about semiconductor technology. His collaborative spirit and passion for innovation continue to inspire others in the industry.

Conclusion: Nadathur Rajagopalan Satish's relentless pursuit of innovation and his commitment to pushing the boundaries of technology have solidified his position as a visionary inventor in the world of semiconductor technology. His contributions have not only shaped the industry but have also paved the way for future advancements in the field.

This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…