logo

For the Inventor, By the Inventor

Austin, TX, United States of America

Michael Ju Hyeok Lee

This inventor holds 25 USPTO granted patents and 3 published patent applications and 1 EPO patent, primarily in Memory Circuit Design. Top assignee: International Business Machines Corporation. Active years: 2002-2015.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Michael Ju Hyeok Lee. Retrieved from https://idiyas.com/inventor/michael-ju-hyeok-lee

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 25 

% Patents Active = 28.0


Average Co-Inventor Count = 3.0

ph-index = 5

Forward Citations = 145(Granted Patents)


Company Filing History:

goldMedal25 out of 166,351 
 
International Business Machines Corporation
 patents

Years Active: 2002-2015

Loading Chart...
Loading Chart...
Areas of Expertise:
Volatile Memory
SRAM
Content Addressable Memory
Data Clocking
Transient Noise Detection
Muxing Scheme
Leakage Sensing
Register File
Dynamic Logic
Radiation Resistant Latch
Silicon-On-Insulator
Bitline Access
25 patents (USPTO):Explore Patents
1. 9042149 - Volatile memory access via shared bitlines (2015-05-26),
2. 7936198 - Progamable control clock circuit for arrays (2011-05-03),
3. 7813189 - Array data input latch and data clocking scheme (2010-10-12),
4. 7804728 - Information handling system with SRAM precharge power conservation (2010-09-28),
5. 7552413 - System and computer program for verifying performance of an array by simulating operation of edge cells in a full array model (2009-06-23),
6. 7506230 - Transient noise detection scheme and apparatus (2009-03-17),
7. 7466647 - Efficient muxing scheme to allow for bypass and array access (2008-12-16),
8. 7424691 - Method for verifying performance of an array by simulating operation of edge cells in a full array model (2008-09-09),
9. 7283404 - Content addressable memory including a dual mode cycle boundary latch (2007-10-16),
10. 7202704 - Leakage sensing and keeper circuit for proper operation of a dynamic circuit (2007-04-10),
11. 7167385 - Method and apparatus for controlling the timing of precharge in a content addressable memory system (2007-01-23),
12. 7142463 - Register file method incorporating read-after-write blocking using detection cells (2006-11-28),
13. 7116569 - Method and apparatus for selecting operating characteristics of a content addressable memory by using a compare mask (2006-10-03),
14. 7099201 - Multifunctional latch circuit for use with both SRAM array and self test device (2006-08-29),
15. 7092270 - Apparatus and method for detecting multiple hits in CAM arrays (2006-08-15),

Title: Innovations by Michael Ju Hyeok Lee in Volatile Memory Technology

Introduction

Michael Ju Hyeok Lee is a notable inventor based in Austin, TX, specializing in advancements in volatile memory technology. With an impressive portfolio of 25 patents, Lee has contributed significantly to the field, reflecting his expertise and innovative spirit.

Latest Patents

Among his latest patents, Lee has developed a technology for "Volatile memory access via shared bitlines." This invention includes an array of memory cells organized in rows and columns, where memory cell pairs are structured to enhance data access. Utilizing two cross-coupled inverters and pass-devices, his design optimizes the data read operation through innovative handling of intra-pair and inter-pair bitlines. Another significant invention is the "Programmable control clock circuit for arrays," which features a programmable pulse width variation block that allows for multiple output pulse widths. This advancement enables increased versatility and efficiency in clock control circuits.

Career Highlights

Michael Lee currently works with International Business Machines Corporation (IBM), where he leverages his skills as part of a team focused on pioneering technologies in memory systems. His work is not only instrumental to his company but also to the technological landscape as a whole.

Collaborations

Lee collaborates with esteemed colleagues, including Jose Angel Paredes and Sam Gat-Shang Chu. Together, they drive innovations that push the envelope of memory technology, showcasing the strength of teamwork in the field of research and development.

Conclusion

With his substantial number of patents and ongoing contributions to memory technology, Michael Ju Hyeok Lee exemplifies the essence of innovation in his field. His latest inventions demonstrate not only a deep understanding of the complexities involved but also a commitment to improving how we access and utilize memory in computing systems.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…