Katonah, NY, United States of America

Louise Helen Trevillyan

This inventor holds 20 USPTO granted patents and 1 published patent application, primarily in Circuit Design. Top assignee: International Business Machines Corporation. Active years: 1993-2014.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Louise Helen Trevillyan. Retrieved from https://idiyas.com/inventor/louise-helen-trevillyan

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank
USPTO Granted Patents = 20 

% Patents Active = 35.0

Average Co-Inventor Count = 4.2

ph-index = 8

Forward Citations = 193(Granted Patents)


Company Filing History:


Years Active: 1993-2014

Loading Chart...
Areas of Expertise:
Circuit Design
VLSI Chip Optimization
Interconnect Variability
Multi-Process Synthesis
Microprocessor Designs
Global Circuit Routing
Clock Tree Distribution
Electronic Circuit Design
Wiring Congestion
Parallel Processing
Logic Synthesis
Verification Tools
20 patents (USPTO):Explore Patents

Title: Louise Helen Trevillyan: Innovator in Integrated Circuit Design

Introduction

Louise Helen Trevillyan is a prominent inventor based in Katonah, NY, who has made significant contributions to the field of integrated circuit design. With an impressive portfolio of 20 patents, Louise has developed innovative methodologies that enhance the efficiency and optimization of circuit designs.

Latest Patents

Among her latest patents, there are two noteworthy innovations:

1. **Task-based Multi-process Design Synthesis** - This methodology leverages multiple child processes to aid a parent process in optimizing integrated circuit designs. By grouping objects into subsets and assigning them to child processes, each child process performs transformations on the assigned objects. The successful candidates are then communicated back to the parent process, which streamlines the optimization task by focusing only on those viable candidates and reducing overhead on unsuccessful transforms.

2. **Routability Using Multiplexer Structures** - This patent outlines mechanisms for generating a logic design of an integrated circuit device. It involves receiving an initial logic design representation, identifying areas where logic elements can be efficiently replaced with multiplexer tree structures, and producing a modified design. The new representation is then provided to a physical synthesis system to create a physical layout for the integrated circuit device.

Career Highlights

Louise is currently associated with the International Business Machines Corporation (IBM), where she applies her expertise to push the boundaries of integrated circuit technology. Her work contributes to the development of complex electronic systems that are essential in today's digital landscape.

Collaborations

Throughout her career, Louise has collaborated with notable peers such as Ruchir Puri and Anthony DeGroff Drumm. These partnerships highlight her commitment to teamwork and innovation in the pursuit of advancing integrated circuit design methodologies.

Conclusion

Louise Helen Trevillyan stands out as a visionary inventor whose work in integrated circuits serves to enhance design efficiency and functionality. Her innovative approaches and collaboration with esteemed colleagues underscore her impact on the field, reflecting a dedication to engineering excellence and technological progress.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…