IDiyas

For the Inventor, By the Inventor

Tokyo, Japan

Kouichirou Tsujita

USPTO Granted Patents = 14

Average Co-Inventor Count = 1.7

ph-index = 4

Forward Citations = 78(Granted Patents)


Location History:

  • Hyogo, JP (1991 - 1999)
  • Hyogo-ken, JP (1996 - 1999)
  • Tokyo, JP (1998 - 2005)

Company Filing History:

goldMedal10 out of 21,351 
 
Mitsubishi Denki Kabushiki Kaisha
 patents
silverMedal4 out of 3,781 
 
Renesas Technology Corp.
 patents

Years Active: 1991-2005

Loading Chart...
14 patents (USPTO):
1. 6938238 - Method of manufacturing electronic device (2005-08-30),
2. 6916749 - Method of manufacturing semiconductor device (2005-07-12),
3. 6849486 - Method of manufacturing a thinned gate electrode utilizing protective films and etching (2005-02-01),
4. 6774043 - Method of manufacturing semiconductor device (2004-08-10),
5. 6607992 - Antireflection coating and semiconductor device manufacturing method (2003-08-19),
6. 6518196 - Method of manufacturing semiconductor device (2003-02-11),
7. 6461800 - Resist patterning method (2002-10-08),
8. 5955227 - Pattern determination method (1999-09-21),
9. 5902702 - Phase shift mask, blank for phase shift mask, and method of (1999-05-11),
10. 5872054 - Anti-reflection film and method of manufacturing (1999-02-16),
11. 5783365 - Manufacturing method of semiconductor device (1998-07-21),
12. 5547813 - Method of forming a fine resist pattern of high resolution using a (1996-08-20),
13. 5488246 - Semiconductor device and method of manufacturing the same (1996-01-30),
14. 4981529 - Semiconductor substrate provided with marks for alignment even under a (1991-01-01),
This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…