Cary, NC, United States of America

Jihoon Jeong

This inventor holds 17 USPTO granted patents and 3 published patent applications and 3 EPO patents, primarily in Memory Circuit Design. Top assignee: Qualcomm Incorporated. Active years: 2016-2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Jihoon Jeong. Retrieved from https://idiyas.com/inventor/jihoon-jeong

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 17 

% Patents Active = 70.6

 

Average Co-Inventor Count = 5.3

ph-index = 4

Forward Citations = 47(Granted Patents)


Company Filing History:


Years Active: 2016-2026

Loading Chart...
Loading Chart...
Areas of Expertise:
Memory Circuits
SRAM
Power Optimization
Read-Assist Circuits
P-Type Field-Effect Transistor
Dynamic Tag Compare
High-Bandwidth
Bitline Delay
Architecture State Information
Clock Distribution
17 patents (USPTO):Explore Patents

Title: The Innovative Contributions of Jihoon Jeong

Introduction

Jihoon Jeong is a prominent inventor based in Cary, NC, known for his significant contributions to the field of memory technology. With a total of 15 patents to his name, he has made remarkable advancements that enhance the performance and efficiency of memory systems. His work is particularly recognized in the realm of high-bandwidth memory solutions.

Latest Patents

Among Jihoon Jeong's latest patents is the "Dual-mode high-bandwidth SRAM with self-timed clock circuit." This innovative memory design features a self-timed clock circuit that asserts a sense enable signal for a sense amplifier. In low-bandwidth read mode, the circuit activates the sense enable signal only once during a memory clock cycle, allowing the sense amplifier to sense a single bit from multiplexed columns. Conversely, in high-bandwidth read mode, the circuit successively asserts the sense enable signal, enabling the sense amplifier to sense multiple bits from the multiplexed columns.

Another notable patent is the "High bandwidth register file circuit with high port counts for reduced bitline delay." This circuit significantly reduces the shared local read bitline RC delay, facilitating ultra-high performance register files with high port counts. By incorporating read stack nfets in a multiplexer circuit instead of the memory cell, the local read bitline RC becomes independent of the number of read and write ports of the memory cell.

Career Highlights

Jihoon Jeong is currently employed at Qualcomm Incorporated, a leading company in the telecommunications and semiconductor industry. His work at Qualcomm has allowed him to push the boundaries of memory technology, contributing to the development of advanced solutions that meet the demands of modern computing.

Collaborations

Throughout his career, Jihoon has collaborated with esteemed colleagues such as Keith Alan Bowman and Francois Ibrahim Atallah. These partnerships have fostered an environment of innovation and creativity, leading to groundbreaking advancements in memory technology.

Conclusion

Jihoon Jeong's contributions to the field of memory technology are invaluable. His innovative patents and work at Qualcomm demonstrate his commitment to advancing the industry. As he continues to develop new solutions, his impact on technology will undoubtedly be felt for years to come.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…