San Jose, CA, United States of America

Jie Zhou

This inventor holds 21 USPTO granted patents and 9 published patent applications and 1 EPO patent, primarily in Thin-Film Transistors. Top assignees: Sunrise Memory Corporation, Applied Materials, Inc.. Active years: 2012-2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Jie Zhou. Retrieved from https://idiyas.com/inventor/jie-zhou-rzi7nc4b

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank
USPTO Granted Patents = 21 

% Patents Active = 81.0

 

Average Co-Inventor Count = 4.9

ph-index = 5

Forward Citations = 61(Granted Patents)


Location History:

  • Sunnyvale, CA (US) (2012 - 2016)
  • San Jose, CA (US) (2018 - 2024)

Company Filing History:


Years Active: 2012-2026

Loading Chart...
Loading Chart...
Areas of Expertise:
Thin-Film Transistors
3D Memory Arrays
Ferroelectric Transistors
Graphene Deposition
Vertical Transistor
NOR-Type Memory
Microwave Plasma
Plasma Processing
CVD Metal Gap-Fill
Diamond Like Carbon
Fin Structures
Patterning Process
21 patents (USPTO):Explore Patents

Title: Innovations of Jie Zhou in Semiconductor Technology

Introduction: Jie Zhou, an accomplished inventor based in San Jose, CA, has made significant contributions to semiconductor technology with a remarkable portfolio of 20 patents. His innovative work primarily focuses on memory circuits, particularly in enhancing three-dimensional memory structures, positioning him as a notable figure in the industry.

Latest Patents: Zhou's latest patents include groundbreaking advancements such as the "Vertical thin-film transistor and application as bit-line connector for 3-dimensional memory arrays." This invention outlines a memory circuit that incorporates a semiconductor substrate with circuitry designed for memory operations, coupled with a memory array featuring electrodes that connect to these circuits. Additionally, he has developed a method for creating a "Three-dimensional memory structure fabricated using repeated active stack sections," which describes a sophisticated process for constructing a three-dimensional memory structure above a semiconductor substrate. This method involves multiple active stack sections, each strategically layered and separated by dielectric materials, resulting in enhanced memory efficiency and performance.

Career Highlights: Jie Zhou has excelled in his career by being associated with prominent companies in the semiconductor field, including Sunrise Memory Corporation and Applied Materials, Inc. His expertise in memory technologies has played a crucial role in shaping modern computing systems.

Collaborations: Throughout his career, Zhou has collaborated with notable professionals such as Wu-Yi Henry Chien and Eli Harari. These collaborations have enriched his work, fostering innovations that have advanced the capabilities of semiconductor technologies.

Conclusion: Jie Zhou's contributions to the field of semiconductor technology through his inventive patents have established him as a key player in advancing memory circuit designs. His innovative solutions pave the way for future developments in three-dimensional memory structures, reflecting a commitment to excellence in research and application.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…