Hyo Seob Yoon

This inventor holds 12 USPTO granted patents and 2 published patent applications. Top assignees: Hynix Semiconductor Inc., Skhynix Inc.. Active years: 2008-2018.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Hyo Seob Yoon. Retrieved from https://idiyas.com/inventor/hyo-seob-yoon

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 12 (Patent Applications = 2)

% Patents Active = 66.7

Average Co-Inventor Count = 2.8

ph-index = 3

Forward Citations = 15(Granted Patents)

Location History:

Icheon-si, KR (2009 - 2012)
Gyeonggi-do, KR (2008 - 2018)

Company Filing History:

6 out of 6,228

Hynix Semiconductor Inc.

Years Active: 2008-2018

Loading Chart...

12 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 9935267 - Variable resistance memory device with variable resistance material layer (2018-04-03),

2. 9859493 - Variable resistance memory device and method of manufacturing the same (2018-01-02),

3. 9337420 - Variable resistance memory device and method of manufacturing the same (2016-05-10),

4. 9024291 - Resistive memory device and fabrication method thereof (2015-05-05),

5. 8975689 - Semiconductor apparatus having vertical channel transistor and method of fabricating the same (2015-03-10),

6. 8916949 - Resistive memory device and method for manufacturing the same (2014-12-23),

7. 8384056 - Phase change random access memory device and method of manufacturing the same (2013-02-26),

8. RE43765 - Method for fabricating semiconductor device having trench isolation layer (2012-10-22),

9. 7741671 - Capacitor for a semiconductor device and manufacturing method thereof (2010-06-22),

10. 7655535 - Method for fabricating semiconductor device having trench isolation layer (2010-02-02),

11. 7498628 - Capacitor for a semiconductor device and manufacturing method thereof (2009-03-03),

12. 7410909 - Method of removing ion implanted photoresist (2008-08-12),

Title: Hyo Seob Yoon: Innovator in Variable Resistance Memory Devices

Introduction

Hyo Seob Yoon is a prominent inventor based in Gyeonggi-do, South Korea. He has made significant contributions to the field of memory devices, holding a total of 12 patents. His work focuses on innovative technologies that enhance the performance and efficiency of memory storage solutions.

Latest Patents

One of Hyo Seob Yoon's latest patents is a variable resistance memory device featuring a variable resistance material layer. This invention provides a method of manufacturing a memory device that includes a multi-layered insulating layer formed on a semiconductor substrate. The device is designed with a lower electrode and features concentric holes that expose the lower electrode. A variable resistance material layer is formed in the inner hole, allowing it to contact the lower electrode, while an upper electrode is formed in the outer hole to connect with the variable resistance material layer. This innovative design aims to improve the functionality and reliability of memory devices.

Career Highlights

Hyo Seob Yoon has worked with notable companies in the semiconductor industry, including SK Hynix Inc. and Hynix Semiconductor Inc. His experience in these organizations has allowed him to develop cutting-edge technologies that push the boundaries of memory device capabilities.

Collaborations

Throughout his career, Hyo Seob Yoon has collaborated with talented individuals such as Min Su Kim and Woo Jin Kim. These partnerships have contributed to the advancement of his innovative projects and have fostered a collaborative environment for technological development.

Conclusion

Hyo Seob Yoon is a distinguished inventor whose work in variable resistance memory devices has made a significant impact on the industry. His numerous patents and collaborations highlight his dedication to innovation and excellence in technology.

Profile summary based on public USPTO records.

Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]

2 patents pending: