Hillsboro, OR, United States of America

Edward Allyn Burton

This inventor holds 71 USPTO granted patents and 1 published patent application and 1 EPO patent, primarily in Semiconductor Architecture (CPC class H01L). Top assignee: Intel Corporation. Active years: 1997-2025.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Edward Allyn Burton. Retrieved from https://idiyas.com/inventor/edward-allyn-burton

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 71 

% Patents Active = 67.6


Average Co-Inventor Count = 2.5

ph-index = 13

Forward Citations = 634(Granted Patents)

Forward Citations (Not Self Cited) = 601(Dec 10, 2025)


Inventors with similar research interests:


Location History:

  • Portland, OR (US) (2011 - 2015)
  • Hillsboro, OR (US) (1997 - 2024)

Company Filing History:


Years Active: 1997-2025

Loading Chart...
Loading Chart...
Areas of Expertise:
Stacked Semiconductor Die
Voltage Regulator
Power Control
Integrated Circuit
Hybrid Magnetic Materials
Independent Power Control
Microelectronic Structures
Thermal Management
Cross-Capacitance Reduction
Digitally Coordinated Supply
Integrated Inductor
Data Signal Transfer
71 patents (USPTO):Explore Patents

Title: Innovations of Edward Allyn Burton: A Leading Inventor in Voltage Regulation and Data Transfer

Introduction

Edward Allyn Burton is a prominent inventor located in Hillsboro, Oregon, with an impressive portfolio of 70 patents. His work has significantly impacted the fields of voltage regulation and integrated circuit design, contributing to advancements in electronic devices. Burton has been associated with Intel Corporation, where he has developed innovative solutions that enhance performance and efficiency in modern electronics.

Latest Patents

Among his latest innovations is the **Dual Loop Voltage Regulator**, which features a unique dual-loop configuration. The first loop is an analog loop that compares output voltage with a reference to generate appropriate control for a power switch. This loop minimizes voltage errors, ensuring stable output. The second loop, a digital loop, boosts current for loads by injecting current at the gate of the final power switch, adeptly managing peak-to-peak noise while maintaining low quiescent current.

Another notable invention is the **Power-Forwarding Bridge for Inter-Chip Data Signal Transfer.** This invention involves an integrated circuit package that includes a substrate with an embedded bridge die. The design enables efficient communication between a transmitter and receiver, utilizing signal traces and power conductors within the bridge die. This setup ensures a digital signal can be accurately transmitted and received, essential for modern inter-chip communication.

Career Highlights

Edward Allyn Burton has made significant contributions throughout his career at Intel Corporation. His focus on developing innovative electronic components has led to advancements that optimize performance and enhance the functionality of devices across various applications. With 70 patents to his name, Burton is recognized as a leading inventor in his field.

Collaborations

During his time at Intel, Burton has collaborated with notable colleagues, including Robert J. Greiner and Anant S. Deval. These partnerships have fostered an environment of creativity and innovation, enabling the development of cutting-edge technologies that push the boundaries of electronic design.

Conclusion

Edward Allyn Burton's contributions to the fields of voltage regulation and data transfer position him as a key figure in modern electronics. His 70 patents reflect a commitment to innovation and excellence, making a lasting impact on technology. As he continues to work with Intel Corporation, the future holds promise for even more groundbreaking inventions.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…