logo

For the Inventor, By the Inventor

Hsinchu, Taiwan

Chien-Feng Lin

This inventor holds 19 USPTO granted patents and 8 published patent applications. Top assignees: Taiwan Semiconductor Manufacturing Comp. Ltd., Pacific Speed Limited, Other. Active years: 2005-2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Chien-Feng Lin. Retrieved from https://idiyas.com/inventor/chien-feng-lin

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 19 

% Patents Active = 47.4

Average Co-Inventor Count = 2.0

ph-index = 4

Forward Citations = 40(Granted Patents)


Location History:

  • Hsinchu City, TW (2005 - 2010)
  • Sanchong, TW (2011)
  • Hsinchu, TW (2010 - 2018)
  • Zhudong Township, TW (2018)
  • Hsinchu County, TW (2018 - 2024)

Company Filing History:

goldMedal11 out of 42,872 
 
Taiwan Semiconductor Manufacturing Comp. Ltd.
 patents
silverMedal3 out of 5 
 
Pacific Speed Limited
 patents
bronzeMedal5 out of 834,513 
Other
 patents

Years Active: 2005-2026

Loading Chart...
19 patents (USPTO):Explore Patents
1. 12604679 - Deposition equipment with adjustable temperature source (2026-04-14),
2. 12009208 - Deposition equipment with adjustable temperature source (2024-06-11),
3. 11081405 - Method for measurement of semiconductor device fabrication tool implement (2021-08-03),
4. 10276455 - System and method for measurement of semiconductor device fabrication tool implement (2019-04-30),
5. 10109467 - Advanced exhaust system (2018-10-23),
6. 10103262 - Method of forming a finFET structure with high quality EPI film (2018-10-16),
7. 10043691 - Control wafer making device (2018-08-07),
8. 9917189 - Method for detecting presence and location of defects in a substrate (2018-03-13),
9. 9881821 - Control wafer making device and method for measuring and monitoring control wafer (2018-01-30),
10. 9647090 - Surface passivation for germanium-based semiconductor structure (2017-05-09),
11. 8081388 - Photoelectric lens module and fabrication thereof (2011-12-20),
12. 8021992 - High aspect ratio gap fill application using high density plasma chemical vapor deposition (2011-09-20),
13. 7895790 - Algae cultivation apparatus (2011-03-01),
14. 7728221 - Solar power generating device (2010-06-01),
15. 7728220 - Solar power generating device (2010-06-01),

Title: Innovations of Chien-Feng Lin

Introduction

Chien-Feng Lin is a prominent inventor based in Hsinchu, Taiwan. He has made significant contributions to the field of semiconductor processing, holding a total of 19 patents. His work has been instrumental in advancing technologies that are crucial for modern electronics.

Latest Patents

Among his latest patents is a deposition equipment with an adjustable temperature source. This semiconductor processing apparatus includes a chamber, a base station for supporting a semiconductor substrate, a preheating assembly, and two heating elements designed to direct heat to the substrate. Another notable patent is a method for measuring semiconductor device fabrication tool implements. This method involves a laser-based measurement tool that performs precise measurements of a surface of a semiconductor fabrication process tool, providing critical data for optimizing the fabrication process.

Career Highlights

Chien-Feng Lin has worked with Taiwan Semiconductor Manufacturing Company Limited, where he has contributed to various innovative projects. His expertise in semiconductor technology has positioned him as a key figure in the industry.

Collaborations

Throughout his career, Lin has collaborated with notable professionals such as Shih-Wei Hung and Chia-Chiung Lo. These collaborations have further enhanced his contributions to semiconductor innovations.

Conclusion

Chien-Feng Lin's work in semiconductor processing has led to significant advancements in the field. His numerous patents reflect his dedication to innovation and his impact on technology.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…