For the Inventor, By the Inventor

Enter inventor name

Pleasanton, CA, United States of America

Brian J Arkin

USPTO Granted Patents = 14

Average Co-Inventor Count = 1.3

ph-index = 8

Forward Citations = 223(Granted Patents)

Location History:

Pleasanton, UT (US) (2011)
Pleasanton, CA (US) (1999 - 2013)

Company Filing History:

Credence Systems Corporation

Formfactor, Inc.

Years Active: 1999-2013

Loading Chart...

14 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 8400176 - Wafer level contactor (2013-03-19),

2. 7893701 - Method and apparatus for enhanced probe card architecture (2011-02-22),

3. 7243278 - Integrated circuit tester with software-scaleable channels (2007-07-10),

4. 6836868 - High-speed algorithmic pattern generator (2004-12-28),

5. 6380730 - Integrated circuit tester having a program status memory (2002-04-30),

6. 6256757 - Apparatus for testing memories with redundant storage elements (2001-07-03),

7. 6073263 - Parallel processing pattern generation system for an integrated circuit (2000-06-06),

8. 6060898 - Format sensitive timing calibration for an integrated circuit tester (2000-05-09),

9. 6028439 - Modular integrated circuit tester with distributed synchronization and (2000-02-22),

10. 5963074 - Programmable delay circuit having calibratable delays (1999-10-05),

11. 5951705 - Integrated circuit tester having pattern generator controlled data bus (1999-09-14),

12. 5923197 - Pulse stuffing circuit for programmable delay line (1999-07-13),

13. 5919270 - Programmable formatter circuit for integrated circuit tester (1999-07-06),

14. 5917834 - Integrated circuit tester having multiple period generators (1999-06-29),

This text is generated by artificial intelligence and may not be accurate.

Please report any incorrect information to support@idiyas.com

Loading…