logo

For the Inventor, By the Inventor

Kanagawa, Japan

Yoshifumi Kawamoto

This inventor holds 40 USPTO granted patents and 1 published patent application, primarily in Semiconductor Fabrication. Top assignees: Hitachi, Ltd., Renesas Technology Corp., Hitachi Vlsi. Active years: 1985-2009.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Yoshifumi Kawamoto. Retrieved from https://idiyas.com/inventor/yoshifumi-kawamoto

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 40 

% Patents Active = 85.0

Average Co-Inventor Count = 5.2

ph-index = 17

Forward Citations = 1,343(Granted Patents)


Location History:

  • Shiroyama, JP (1989)
  • Tsukui, JP (1988 - 1995)
  • Kanagawa-ken, JP (1996 - 2002)
  • Tsukui-gun, JP (1996 - 2005)
  • Kanagawa, JP (1985 - 2009)

Company Filing History:

goldMedal34 out of 42,740 
 
Hitachi, Ltd.
 patents
silverMedal5 out of 3,781 
 
Renesas Technology Corp.
 patents
bronzeMedal1 out of 1 
 
Hitachi Vlsi
 patent
4. 1 out of 1 
 
Hitachi, Ltd. & Engineering Corp.
 patent
5. 1 out of 1,961 
 
Showa Denko K.k.
 patents
where one patent can have more than one assignee

Years Active: 1985-2009

Loading Chart...
Areas of Expertise:
Semiconductor Memory
Integrated Circuit
Wafer Transport
Dynamic Random Access Memory
Stacked Capacitors
BiCMOS Device
Trench Capacitor
Low-Resistivity Wiring
Vertical MOSFET
Fabrication Method
Memory Device
Insulation Film
40 patents (USPTO):Explore Patents
1. 7603194 - Fabrication system and fabrication method (2009-10-13),
2. 7392106 - Fabrication system and fabrication method (2008-06-24),
3. 7310563 - Fabrication system and fabrication method (2007-12-18),
4. 7062344 - Fabrication system and fabrication method (2006-06-13),
5. 6878586 - Semiconductor memory device (2005-04-12),
6. 6700152 - Dynamic random access memory including a logic circuit and an improved storage capacitor arrangement (2004-03-02),
7. 6479899 - Semiconductor integrated circuit device and process for manufacturing the same (2002-11-12),
8. 6432769 - Semiconductor integrated circuit device and process for manufacture the same (2002-08-13),
9. 6355517 - Method for fabricating semiconductor memory with a groove (2002-03-12),
10. 6099598 - Fabrication system and fabrication method (2000-08-08),
11. 5981399 - Method and apparatus for fabricating semiconductor devices (1999-11-09),
12. 5858863 - Fabrication system and method having inter-apparatus transporter (1999-01-12),
13. 5820679 - Fabrication system and method having inter-apparatus transporter (1998-10-13),
14. 5601686 - Wafer transport method (1997-02-11),
15. 5591998 - Semiconductor memory device (1997-01-07),

Title: The Innovative Mind of Yoshifumi Kawamoto

Introduction: Yoshifumi Kawamoto is a distinguished inventor hailing from Kanagawa, Japan. His groundbreaking work in the field of technology has earned him recognition on a global scale.

Latest Patents: Yoshifumi Kawamoto's most recent patents focus on advancements in artificial intelligence and robotics, showcasing his commitment to pushing the boundaries of innovation.

Career Highlights: With a career spanning over two decades, Kawamoto has consistently demonstrated his prowess in developing cutting-edge solutions. His contributions have revolutionized industries such as healthcare, automotive, and consumer electronics.

Collaborations: Throughout his career, Yoshifumi Kawamoto has collaborated with leading research institutions, universities, and tech companies to bring his ideas to life. His ability to work in multidisciplinary teams has led to the creation of transformative technologies.

Conclusion: Yoshifumi Kawamoto's passion for innovation and his relentless drive to create have solidified his position as a visionary inventor. His work continues to inspire future generations and shape the technological landscape.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…