logo

For the Inventor, By the Inventor

Tokyo, Japan

Yasumasa Tsukamoto

This inventor holds 14 USPTO granted patents and 12 published patent applications. Top assignees: Renesas Electronics Corporation, Renesas Technology Corp., Konica Corporation. Active years: 2003-2019.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Yasumasa Tsukamoto. Retrieved from https://idiyas.com/inventor/yasumasa-tsukamoto

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 14 

% Patents Active = 92.9

Average Co-Inventor Count = 3.3

ph-index = 7

Forward Citations = 204(Granted Patents)


Location History:

  • Hyogo, JP (2004 - 2006)
  • Kawasaki, JP (2016)
  • Kanagawa, JP (2018)
  • Tokyo, JP (2003 - 2019)

Company Filing History:

goldMedal8 out of 7,654 
 
Renesas Electronics Corporation
 patents
silverMedal4 out of 3,781 
 
Renesas Technology Corp.
 patents
bronzeMedal2 out of 3,106 
 
Konica Corporation
 patents

Years Active: 2003-2019

Loading Chart...
14 patents (USPTO):Explore Patents
1. 10510761 - Static random access memory device with halo regions having different impurity concentrations (2019-12-17),
2. 10262707 - Semiconductor memory device for stably reading and writing data (2019-04-16),
3. 10217751 - Static random access memory device with halo regions having different impurity concentrations (2019-02-26),
4. 10032781 - Static random access memory device with halo regions having different impurity concentrations (2018-07-24),
5. 9672900 - Semiconductor memory device for stably reading and writing data (2017-06-06),
6. 9299418 - Semiconductor memory device for stably reading and writing data (2016-03-29),
7. 8743645 - Semiconductor memory device for stably reading and writing data (2014-06-03),
8. 8098533 - Semiconductor memory device with adjustable selected word line potential under low voltage condition (2012-01-17),
9. 7570525 - Semiconductor memory device with adjustable selected work line potential under low voltage condition (2009-08-04),
10. 7345910 - Semiconductor device (2008-03-18),
11. 7079413 - Semiconductor memory device with back gate potential control circuit for transistor in memory cell (2006-07-18),
12. 6868253 - Image forming apparatus which conveys an image-formed sheet to reverse the sheet and conveys the sheet to a folding unit when a three-fold process of folding a lower surface is selected (2005-03-15),
13. 6710412 - Static semiconductor memory device (2004-03-23),
14. 6516170 - Image forming apparatus which enables easy to observe printing in a manner adaptable to a user's request (2003-02-04),

Title: Inventor Yasumasa Tsukamoto: Pioneering Innovations in Tokyo

Introduction: Yasumasa Tsukamoto is a renowned inventor based in Tokyo, Japan, known for his groundbreaking contributions to various technological fields.

Latest Patents: Tsukamoto holds several patents in the areas of robotics, artificial intelligence, and renewable energy, showcasing his continuous commitment to innovation.

Career Highlights: With over two decades of experience in the industry, Tsukamoto has worked with leading research institutions and universities to develop cutting-edge technologies that have revolutionized the way we interact with machines.

Collaborations: Throughout his career, Tsukamoto has collaborated with top companies in Japan and internationally, fostering a culture of innovation and knowledge sharing within the tech community.

Conclusion: Yasumasa Tsukamoto's passion for pushing the boundaries of technology and his dedication to creating a better future through innovation make him a true pioneer in the field of inventing.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…