The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 6710412 B1

PDF
Full Text
Expired
Date of Patent:
Mar. 23, 2004

Filed:

Feb. 11, 2003
Applicant:
Inventors:

Yasumasa Tsukamoto, Hyogo, JP;

Koji Nii, Hyogo, JP;

Assignee:
Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H01L 2/976 ; H01L 2/994 ; H01L 3/1062 ; H01L 3/1113 ; H01L 3/1119 ;
U.S. Cl.
CPC ...
H01L 2/976 ; H01L 2/994 ; H01L 3/1062 ; H01L 3/1113 ; H01L 3/1119 ;
Abstract

An SRAM includes first and second access PMOS transistors in an N well region; first and second driver NMOS transistors in a P well region; a word line; and first and second bit lines. Active regions extend in the same direction, polysilicon wirings for forming gates of each of the MOS transistors extend in the same direction, and drains of the first and second access PMOS transistors are connected to drains of the first and second driver NMOS transistors using first metal wirings without interposing the polysilicon wirings forming the gates of the first and second driver NMOS transistors therebetween, respectively.


Find Patent Forward Citations

Tsukamoto, Yasumasa. (2004). Static semiconductor memory device (U.S. Patent No. 6710412). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/6710412

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…