logo

For the Inventor, By the Inventor

Milpitas, CA, United States of America

Tingjun Xie

This inventor holds 87 USPTO granted patents and 31 published patent applications, primarily in Memory Management (CPC class G06F3-0679). Top assignees: Micron Technology Incorporated, Via Technologies, Inc.. Active years: 2019-2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Tingjun Xie. Retrieved from https://idiyas.com/inventor/tingjun-xie

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank
USPTO Granted Patents = 87 

% Patents Active = 89.7

Average Co-Inventor Count = 3.1

ph-index = 3

Forward Citations = 48(Granted Patents)

Forward Citations (Not Self Cited) = 18(Dec 10, 2025)


Inventors with similar research interests:

🔬 See more inventors

Location History:

  • Sunnyvale, CA (US) (2019)
  • Milpitas, CA (US) (2020 - 2024)

Company Filing History:

goldMedal85 out of 39,294 
 
Micron Technology Incorporated
 patents
silverMedal1 out of 1,975 
 
Via Technologies, Inc.
 patents
where one patent can have more than one assignee

Years Active: 2019-2026

Loading Chart...
Areas of Expertise:
Memory Device
Error Recovery
Write Disturb
Block Allocation
Bit Error Rate
Memory Sub-System
Health Detection
Read Refresh
Voltage Level Selection
Dynamic Trim Strategy
Quality Statistics
Defect Detection
87 patents (USPTO):Explore Patents
1. 12775399 - Reducing bit error rate in memory devices (2026-10-27),
2. 12761994 - Block health charge loss detection for block retirement in a memory sub-system (2026-10-13),
3. 12717495 - Apparatus with time-based read level management and methods for operating the same (2026-08-25),
4. 12710899 - SYSTEM FOR GENERATING VIRTUAL BLOCK STRIPES IN A MEMORY DEVICE (2026-08-18),
5. 12650776 - Performing modulation operations in a memory sub-system (2026-06-09),
6. 12614596 - Enhanced combination scan management for block families of a memory device (2026-04-28),
7. 12614593 - Managing allocation of blocks in a memory sub-system (2026-04-28),
8. 12603144 - Block health detector for block retirement in a memory sub-system (2026-04-14),
9. 12572311 - Managing write disturb based on identification of frequently-written memory units (2026-03-10),
10. 12554424 - Power-off monitor for relaxed block retirement in a memory sub-system (2026-02-17),
11. 12541398 - Management of unmapped allocation units of a memory sub-system (2026-02-03),
12. 12488828 - Efficient periodic backend refresh reads for reducing bit error rate in memory devices (2025-12-02),
13. 12482525 - Apparatus with multi-deck read level management and methods for operating the same (2025-11-25),
14. 12451189 - Partial block handling protocol in a non-volatile memory device (2025-10-21),
15. 12386689 - Prioritization of successful read recovery operations for a memory device (2025-08-12),

Title: Inventor Tingjun Xie: Pioneering Innovations in Milpitas, CA

Introduction: Tingjun Xie is a visionary inventor based in Milpitas, CA, known for his groundbreaking contributions to the field of technology and innovation.

Latest Patents: Tingjun Xie holds several patents in the areas of artificial intelligence, machine learning, and robotics, showcasing his expertise in cutting-edge technologies.

Career Highlights: With a career spanning over two decades, Tingjun Xie has worked with leading tech companies, spearheading research and development projects that have led to significant advancements in the industry.

Collaborations: Throughout his career, Tingjun Xie has collaborated with top researchers, engineers, and scientists, fostering a culture of innovation and excellence in all his projects.

Conclusion: Tingjun Xie's relentless pursuit of innovation and his passion for pushing the boundaries of technology make him a true pioneer in the field of inventions and patents.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…